/external/llvm/include/llvm/CodeGen/ |
CalcSpillWeights.h | 45 LiveIntervals &LIS; 50 VirtRegAuxInfo(MachineFunction &mf, LiveIntervals &lis, 53 : MF(mf), LIS(lis), Loops(loops), MBFI(mbfi) {}
|
LiveRegMatrix.h | 43 LiveIntervals *LIS;
|
LiveRangeEdit.h | 63 LiveIntervals &LIS; 106 /// @param lis The collection of all live intervals in this function. 113 LiveIntervals &lis, 117 MRI(MF.getRegInfo()), LIS(lis), VRM(vrm), 197 /// to erase it from LIS.
|
RegisterPressure.h | 178 const LiveIntervals *LIS; 187 /// or RegisterPressure. If requireIntervals is false, LIS are ignored. 211 MF(0), TRI(0), RCI(0), LIS(0), MBB(0), P(rp), RequireIntervals(true), 215 MF(0), TRI(0), RCI(0), LIS(0), MBB(0), P(rp), RequireIntervals(false), 219 const LiveIntervals *lis, const MachineBasicBlock *mbb,
|
ScheduleDAGInstrs.h | 76 LiveIntervals *LIS; 149 LiveIntervals *LIS = 0); 154 LiveIntervals *getLIS() const { return LIS; }
|
MachineScheduler.h | 55 LiveIntervals *LIS; 255 ScheduleDAGInstrs(*C->MF, *C->MLI, *C->MDT, /*IsPostRA=*/false, C->LIS),
|
/external/llvm/lib/CodeGen/ |
RegAllocBase.h | 64 LiveIntervals *LIS; 68 RegAllocBase(): TRI(0), MRI(0), VRM(0), LIS(0), Matrix(0) {} 73 void init(VirtRegMap &vrm, LiveIntervals &lis, LiveRegMatrix &mat);
|
CalcSpillWeights.cpp | 48 LiveIntervals &LIS = getAnalysis<LiveIntervals>(); 50 VirtRegAuxInfo VRAI(MF, LIS, getAnalysis<MachineLoopInfo>(), 56 VRAI.CalculateWeightAndHint(LIS.getInterval(Reg)); 94 const LiveIntervals &LIS, 104 MachineInstr *MI = LIS.getInstructionFromIndex(VNI->def); 107 if (!TII.isTriviallyReMaterializable(MI, LIS.getAliasAnalysis())) 156 if (writes && isExiting && LIS.isLiveOutOfMBB(li, mbb)) 192 if (li.isZeroLength(LIS.getSlotIndexes())) { 201 if (isRematerializable(li, LIS, *MF.getTarget().getInstrInfo()))
|
VirtRegMap.cpp | 160 LiveIntervals *LIS; 208 LIS = &getAnalysis<LiveIntervals>(); 216 LIS->addKillFlags(VRM); 242 LiveInterval &LI = LIS->getInterval(VirtReg); 243 if (LI.empty() || LIS->intervalIsInOneMBB(LI))
|
InterferenceCache.h | 57 /// LIS - Used for accessing register mask interference maps. 58 LiveIntervals *LIS; 96 Entry() : PhysReg(0), Tag(0), RefCount(0), Indexes(0), LIS(0) {} 98 void clear(MachineFunction *mf, SlotIndexes *indexes, LiveIntervals *lis) { 103 LIS = lis;
|
SplitKit.h | 46 const LiveIntervals &LIS; 120 SplitAnalysis(const VirtRegMap &vrm, const LiveIntervals &lis, 213 LiveIntervals &LIS;
|
PHIElimination.cpp | 52 LiveIntervals *LIS; 129 LIS = getAnalysisIfAvailable<LiveIntervals>(); 138 if (!DisableEdgeSplitting && (LV || LIS)) { 157 if (LIS) 158 LIS->RemoveMachineInstrFromMaps(DefMI); 166 if (LIS) 167 LIS->RemoveMachineInstrFromMaps(I->first); 308 if (LIS) { 310 SlotIndex DestCopyIndex = LIS->InsertMachineInstrInMaps(NewInstr); 312 SlotIndex MBBStartIndex = LIS->getMBBStartIdx(&MBB) [all...] |
LiveDebugVariables.cpp | 130 LiveIntervals &LIS, const TargetInstrInfo &TII); 225 /// @param LIS Live intervals analysis. 230 LiveIntervals &LIS, MachineDominatorTree &MDT, 244 LiveIntervals &LIS); 249 LiveIntervals &LIS, MachineDominatorTree &MDT, 262 LiveIntervals &LIS, const TargetInstrInfo &TRI); 282 LiveIntervals *LIS; 479 LIS->getMBBStartIdx(MBB) : 480 LIS->getInstructionIndex(llvm::prior(MBBI)).getRegSlot(); 497 LiveIntervals &LIS, MachineDominatorTree &MDT [all...] |
LiveIntervalAnalysis.cpp | 709 LiveIntervals& LIS; 718 HMEditor(LiveIntervals& LIS, const MachineRegisterInfo& MRI, 721 : LIS(LIS), MRI(MRI), TRI(TRI), OldIdx(OldIdx), NewIdx(NewIdx), 730 return &LIS.getRegUnit(Unit); 731 return LIS.getCachedRegUnit(Unit); 753 updateRange(LIS.getInterval(Reg)); 826 if (MachineInstr *KillMI = LIS.getInstructionFromIndex(I->end)) [all...] |
MachineBasicBlock.cpp | 705 LiveIntervals *LIS = P->getAnalysisIfAvailable<LiveIntervals>(); 707 if (LIS) 708 LIS->insertMBBInMaps(NMBB); 739 if (LIS) { 833 if (LIS) { 861 LiveInterval &LI = LIS->getInterval(Reg); 872 if (PHISrcRegs.count(Reg) || !LIS->hasInterval(Reg)) 875 LiveInterval &LI = LIS->getInterval(Reg); 879 bool isLiveOut = LI.liveAt(LIS->getMBBStartIdx(Succ)); 891 LIS->repairIntervalsInRange(this, getFirstTerminator(), end(), UsedRegs) [all...] |
RegAllocPBQP.cpp | 137 LiveIntervals *lis; member in class:__anon24514::RegAllocPBQP 190 PBQPRAProblem *PBQPBuilder::build(MachineFunction *mf, const LiveIntervals *lis, 194 LiveIntervals *LIS = const_cast<LiveIntervals*>(lis); 215 LiveInterval *vregLI = &LIS->getInterval(vreg); 219 LIS->checkRegMaskInterference(*vregLI, regMaskOverlaps); 237 if (vregLI->overlaps(LIS->getRegUnit(*Units))) { 265 const LiveInterval &l1 = lis->getInterval(vr1); 271 const LiveInterval &l2 = lis->getInterval(vr2); 315 const LiveIntervals *lis, [all...] |
InlineSpiller.cpp | 59 LiveIntervals &LIS; 144 LIS(pass.getAnalysis<LiveIntervals>()), 237 if (SnipLI.getNumValNums() > 2 || !LIS.intervalIsInOneMBB(SnipLI)) 287 LiveInterval &SnipLI = LIS.getInterval(SnipReg); 373 SV.SpillMBB = LIS.getMBBFromIndex(SV.SpillVNI->def); 391 DepSV.SpillMBB = LIS.getMBBFromIndex(DepSV.SpillVNI->def); 530 LiveInterval &LI = LIS.getInterval(Reg); 531 LiveInterval &OrigLI = LIS.getInterval(Original); 576 MachineInstr *MI = LIS.getInstructionFromIndex(VNI->def); 582 LiveInterval &SrcLI = LIS.getInterval(SrcReg) [all...] |
TwoAddressInstructionPass.cpp | 76 LiveIntervals *LIS; 172 static bool isPlainlyKilled(MachineInstr *MI, unsigned Reg, LiveIntervals *LIS); 215 if (LIS) { 216 LiveInterval &LI = LIS->getInterval(SavedReg); 220 SlotIndex MBBEndIdx = LIS->getMBBEndIdx(MBB).getPrevSlot(); 226 KillMI = LIS->getInstructionFromIndex(I->end); 276 if (MO.isKill() || (LIS && isPlainlyKilled(OtherMI, MOReg, LIS))) { 289 if (!LIS) { 303 if (LIS) [all...] |
RegisterCoalescer.cpp | 84 LiveIntervals *LIS; 402 LiveRangeEdit(0, NewRegs, *MF, *LIS, 0, this).eliminateDeadDefs(DeadDefs); 432 LIS->getInterval(CP.isFlipped() ? CP.getDstReg() : CP.getSrcReg()); 434 LIS->getInterval(CP.isFlipped() ? CP.getSrcReg() : CP.getDstReg()); 435 SlotIndex CopyIdx = LIS->getInstructionIndex(CopyMI).getRegSlot(); 457 MachineInstr *ACopyMI = LIS->getInstructionFromIndex(AValNo->def); 471 LIS->getInstructionFromIndex(ValLR->end.getPrevSlot()); 510 LIS->shrinkToUses(&IntA); 524 if (LIS->hasPHIKill(IntA, AValNo)) 573 SlotIndex CopyIdx = LIS->getInstructionIndex(CopyMI).getRegSlot() [all...] |
MachineScheduler.cpp | 74 MF(0), MLI(0), MDT(0), PassConfig(0), AA(0), LIS(0) { 203 LIS = &getAnalysis<LiveIntervals>(); 207 DEBUG(LIS->dump()); 297 DEBUG(LIS->dump()); 424 LIS->handleMove(MI, /*UpdateFlags=*/true); 461 TopRPTracker.init(&MF, RegClassInfo, LIS, BB, RegionBegin); 462 BotRPTracker.init(&MF, RegClassInfo, LIS, BB, LiveRegionEnd); 589 RPTracker.init(&MF, RegClassInfo, LIS, BB, LiveRegionEnd, [all...] |