HomeSort by relevance Sort by last modified time
    Searched refs:movt (Results 1 - 25 of 31) sorted by null

1 2

  /external/llvm/test/MC/ARM/
hilo-16bit-relocations.s 6 movt r0, :upper16:(L_foo$non_lazy_ptr - (L1 + 8))
10 @ CHECK: movt r0, :upper16:(L_foo$non_lazy_ptr-(L1+8))
arm_fixups.s 10 movt r9, :upper16:(_foo)
16 @ CHECK: movt r9, :upper16:_foo @ encoding: [A,0x90'A',0b0100AAAA,0xe3]
elf-movt.s 12 movt r0, :upper16:GOT-(.LPC0_2+8)
15 @ ASM-NEXT: movt r0, :upper16:(GOT-(.LPC0_2+8))
diagnostics.s 143 @ Out of range immediate for MOVT
144 movt r9, 0x10000
basic-arm-instructions.s     [all...]
  /external/llvm/test/MC/MachO/ARM/
thumb2-movt-fixup.s 4 movt r3, :upper16:(_wilma-(LPC0_0+4))
thumb2-movw-fixup.s 11 movt r2, :upper16:L1
13 movt r12, :upper16:L2
static-movt-relocs.s 6 movt r0, :upper16:(bar + 16)
  /external/valgrind/main/none/tests/mips32/
MoveIns.stdout.exp 226 MOVT
227 movt $t0, $t1, $fcc0 :: out: 0xffffffff, RDval: 0x0, RSval: 0xffffffff, cc: 1
228 movt $t0, $t1, $fcc0 :: out: 0xffffffff, RDval: 0xffffffff, RSval: 0xffffffff, cc: 0
229 movt $t0, $t1, $fcc0 :: out: 0xffffffff, RDval: 0x22b, RSval: 0xffffffff, cc: 1
230 movt $t0, $t1, $fcc0 :: out: 0x0, RDval: 0x0, RSval: 0x5, cc: 0
231 movt $t0, $t1, $fcc0 :: out: 0xffffffff, RDval: 0x0, RSval: 0xffffffff, cc: 1
232 movt $t0, $t1, $fcc0 :: out: 0xffffffff, RDval: 0xffffffff, RSval: 0x19, cc: 0
233 movt $t0, $t1, $fcc0 :: out: 0x0, RDval: 0xffffffff, RSval: 0x0, cc: 1
234 movt $t0, $t1, $fcc0 :: out: 0xffffffff, RDval: 0xffffffff, RSval: 0x42, cc: 0
235 movt $t0, $t1, $fcc4 :: out: 0x0, RDval: 0x0, RSval: 0xffffffff, cc:
    [all...]
  /external/valgrind/main/coregrind/m_dispatch/
dispatch-arm-linux.S 129 4 = movt r12, hi16(disp_cp_chain_me_to_slowEP)
144 4 = movt r12, hi16(disp_cp_chain_me_to_fastEP)
157 movt r1, #:upper16:vgPlain_stats__n_xindirs_32
168 movt r4, #:upper16:VG_(tt_fast) // r4 = &VG_(tt_fast)
182 movt r1, #:upper16:vgPlain_stats__n_xindir_misses_32
  /external/chromium_org/v8/test/cctest/
test-disasm-mips.cc 390 COMPARE(movt(a0, a1, 1),
391 "00a52001 movt a0, a1, 1");
392 COMPARE(movt(s0, s1, 2),
393 "02298001 movt s0, s1, 2");
394 COMPARE(movt(t2, t3, 3),
395 "016d5001 movt t2, t3, 3");
396 COMPARE(movt(v0, v1, 7),
397 "007d1001 movt v0, v1, 7");
test-disasm-arm.cc 288 COMPARE(movt(r5, 0x4321, ne),
    [all...]
  /external/v8/test/cctest/
test-disasm-mips.cc 400 COMPARE(movt(a0, a1, 1),
401 "00a52001 movt a0, a1, 1");
402 COMPARE(movt(s0, s1, 2),
403 "02298001 movt s0, s1, 2");
404 COMPARE(movt(t2, t3, 3),
405 "016d5001 movt t2, t3, 3");
406 COMPARE(movt(v0, v1, 7),
407 "007d1001 movt v0, v1, 7");
test-disasm-arm.cc 288 COMPARE(movt(r5, 0x4321, ne),
  /external/llvm/test/MC/Mips/
mips-fpu-instructions.s 161 # CHECK: movt $2, $1, $fcc0 # encoding: [0x01,0x10,0x21,0x00]
162 # CHECK: movt $4, $5, $fcc4 # encoding: [0x01,0x20,0xb1,0x00]
188 movt $2, $1, $fcc0
189 movt $4, $5, $fcc4
  /external/chromium_org/v8/src/mips/
disasm-mips.cc 759 Format(instr, "movt 'rd, 'rs, 'bc");
assembler-mips.h 739 void movt(Register rd, Register rs, uint16_t cc = 0);
    [all...]
  /external/v8/src/mips/
disasm-mips.cc 749 Format(instr, "movt 'rd, 'rs, 'bc");
assembler-mips.h 783 void movt(Register rd, Register rs, uint16_t cc = 0);
    [all...]
  /art/compiler/utils/arm/
assembler_arm.cc 408 void ArmAssembler::movt(Register rd, uint16_t imm16, Condition cond) { function in class:art::arm::ArmAssembler
    [all...]
assembler_arm.h 261 void movt(Register rd, uint16_t imm16, Condition cond = AL);
  /external/chromium_org/v8/src/arm/
disasm-arm.cc 458 // Print the movw or movt instruction.
544 // 'mw: movt/movw instructions.
938 Format(instr, "movt'cond 'mw");
    [all...]
assembler-arm.cc 185 // Use movw/movt for QUALCOMM ARMv7 cores.
297 // specially coded on ARM means that it is a movw/movt instruction. We don't
808 // movt dst, #target16_1
831 // Patch with movw/movt.
842 patcher.masm()->movt(dst, target16_1);
1082 // instructions mov or movw followed by movt so including the actual
    [all...]
assembler-arm.h 929 // The constant for movt should be in the range 0-0xffff.
930 void movt(Register reg, uint32_t immediate, Condition cond = al);
    [all...]
  /external/v8/src/arm/
assembler-arm.h 850 // The constant for movt should be in the range 0-0xffff.
851 void movt(Register reg, uint32_t immediate, Condition cond = al);
    [all...]

Completed in 727 milliseconds

1 2