| /external/llvm/lib/Target/ARM/ |
| Thumb1RegisterInfo.h | 38 void emitLoadConstPool(MachineBasicBlock &MBB,
54 bool saveScavengerRegister(MachineBasicBlock &MBB,
|
| ARMFastISel.cpp | 299 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II, ResultReg));
310 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II, ResultReg)
313 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II)
315 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
330 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II, ResultReg)
334 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II)
337 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
353 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II, ResultReg)
358 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II)
362 AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL
[all...] |
| ARMConstantPoolValue.cpp | 257 const MachineBasicBlock *mbb,
263 MBB(mbb) {}
266 const MachineBasicBlock *mbb,
269 return new ARMConstantPoolMBB(C, mbb, ID, PCAdj, ARMCP::no_modifier, false);
284 if (APMBB->MBB == MBB && equals(APMBB))
294 return ACPMBB && ACPMBB->MBB == MBB &&
299 ID.AddPointer(MBB);
[all...] |
| ARMExpandPseudoInsts.cpp | 56 bool ExpandMI(MachineBasicBlock &MBB,
58 bool ExpandMBB(MachineBasicBlock &MBB);
64 void ExpandMOV32BitImm(MachineBasicBlock &MBB,
376 MachineBasicBlock &MBB = *MI.getParent();
383 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(),
441 MachineBasicBlock &MBB = *MI.getParent();
448 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(),
492 MachineBasicBlock &MBB = *MI.getParent();
500 MachineInstrBuilder MIB = BuildMI(MBB, MBBI, MI.getDebugLoc(),
582 MachineBasicBlock &MBB = *MI.getParent()
[all...] |
| /external/llvm/lib/Target/R600/ |
| R600EmitClauseMarkers.cpp | 163 MakeALUClause(MachineBasicBlock &MBB, MachineBasicBlock::iterator I) {
168 for (MachineBasicBlock::iterator E = MBB.end(); I != E; ++I) {
202 BuildMI(MBB, ClauseHead, MBB.findDebugLoc(ClauseHead), TII->get(Opcode))
228 MachineBasicBlock &MBB = *BB;
229 MachineBasicBlock::iterator I = MBB.begin();
232 for (MachineBasicBlock::iterator E = MBB.end(); I != E;) {
234 I = MakeALUClause(MBB, I);
|
| SIInstrInfo.cpp | 35 SIInstrInfo::copyPhysReg(MachineBasicBlock &MBB,
74 for (MachineBasicBlock::reverse_iterator E = MBB.rend(),
94 BuildMI(MBB, MI, DL, get(AMDGPU::S_MOV_B32), DestReg)
100 BuildMI(MBB, MI, DL, get(AMDGPU::S_MOV_B64), DestReg)
122 BuildMI(MBB, MI, DL, get(AMDGPU::V_MOV_B32_e32), DestReg)
160 MachineInstrBuilder Builder = BuildMI(MBB, MI, DL,
256 MachineBasicBlock *MBB,
264 MachineBasicBlock *MBB,
|
| AMDGPUInstrInfo.cpp | 87 MachineBasicBlock &MBB) const {
88 while (iter != MBB.end()) {
103 AMDGPUInstrInfo::storeRegToStackSlot(MachineBasicBlock &MBB,
113 AMDGPUInstrInfo::loadRegFromStackSlot(MachineBasicBlock &MBB,
184 void AMDGPUInstrInfo::insertNoop(MachineBasicBlock &MBB,
|
| /external/llvm/lib/Target/Sparc/ |
| SparcFrameLowering.h | 35 void emitEpilogue(MachineFunction &MF, MachineBasicBlock &MBB) const;
38 MachineBasicBlock &MBB,
|
| SparcAsmPrinter.cpp | 64 virtual bool isBlockOnlyReachableByFallthrough(const MachineBasicBlock *MBB)
242 isBlockOnlyReachableByFallthrough(const MachineBasicBlock *MBB) const {
245 if (MBB->isLandingPad() || MBB->pred_empty())
249 MachineBasicBlock::const_pred_iterator PI = MBB->pred_begin(), PI2 = PI;
251 if (PI2 != MBB->pred_end())
257 if (!Pred->isLayoutSuccessor(MBB))
|
| /external/llvm/include/llvm/CodeGen/ |
| MachineFunction.h | 60 void addNodeToList(MachineBasicBlock* MBB);
61 void removeNodeFromList(MachineBasicBlock* MBB);
62 void deleteNode(MachineBasicBlock *MBB);
100 // numbered and this vector keeps track of the mapping from ID's to MBB's.
254 /// basic block can be found by using the MBB::getBlockNumber method, this
263 /// getNumBlockIDs - Return the number of MBB ID's allocated.
268 /// recomputes them. This guarantees that the MBB numbers are sequential,
332 void push_back (MachineBasicBlock *MBB) { BasicBlocks.push_back (MBB); }
333 void push_front(MachineBasicBlock *MBB) { BasicBlocks.push_front(MBB);
[all...] |
| MachineInstrBuilder.h | 98 const MachineInstrBuilder &addMBB(MachineBasicBlock *MBB,
100 MI->addOperand(*MF, MachineOperand::CreateMBB(MBB, TargetFlags));
412 MachineBasicBlock &MBB;
421 : MBB(BB), Begin(Pos.getInstrIterator()), End(Begin) {}
427 : MBB(BB), Begin(B.getInstrIterator()), End(E.getInstrIterator()) {
440 : MBB(*MI->getParent()), Begin(MI), End(getBundleEnd(MI)) {}
443 MachineBasicBlock &getMBB() const { return MBB; }
459 MBB.insert(I, MI);
477 /// Insert MI into MBB by prepending it to the instructions in the bundle.
483 /// Insert MI into MBB by appending it to the instructions in the bundle
[all...] |
| MachineTraceMetrics.h | 107 /// Get the fixed resource information about MBB. Compute it on demand.
110 /// Get the scaled number of cycles used per processor resource in MBB.
325 void invalidate(const MachineBasicBlock *MBB);
328 /// Get the trace that passes through MBB.
330 Trace getTrace(const MachineBasicBlock *MBB);
346 /// Invalidate cached information about MBB. This must be called *before* MBB
349 /// This invalidates per-block information about resource usage for MBB only,
351 /// through MBB.
354 void invalidate(const MachineBasicBlock *MBB);
[all...] |
| /external/llvm/lib/Target/X86/ |
| X86FastISel.cpp | 228 addFullAddress(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt,
248 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
288 addFullAddress(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt,
317 addFullAddress(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt,
357 FuncInfo.MBBMap[I->getParent()] == FuncInfo.MBB) {
447 == FuncInfo.MBB) &&
573 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(Opc), LoadReg);
579 // Prevent loading GV stub multiple times in same MBB.
818 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(TargetOpcode::COPY),
835 BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, TII.get(TargetOpcode::COPY)
[all...] |
| /external/llvm/lib/CodeGen/ |
| EarlyIfConversion.cpp | 139 /// Return true if all non-terminator instructions in MBB can be safely
141 bool canSpeculateInstrs(MachineBasicBlock *MBB);
164 /// canConvertIf - If the sub-CFG headed by MBB can be if-converted,
166 bool canConvertIf(MachineBasicBlock *MBB);
175 /// canSpeculateInstrs - Returns true if all the instructions in MBB can safely
183 bool SSAIfConv::canSpeculateInstrs(MachineBasicBlock *MBB) {
186 if (!MBB->livein_empty()) {
187 DEBUG(dbgs() << "BB#" << MBB->getNumber() << " has live-ins.\n");
195 for (MachineBasicBlock::iterator I = MBB->begin(),
196 E = MBB->getFirstTerminator(); I != E; ++I)
[all...] |
| PostRASchedulerList.cpp | 68 // If DebugDiv > 0 then only schedule MBB with (ID % DebugDiv) == DebugMod
171 void FixupKills(MachineBasicBlock *MBB);
293 for (MachineFunction::iterator MBB = Fn.begin(), MBBe = Fn.end();
294 MBB != MBBe; ++MBB) {
296 // If DebugDiv > 0 then only schedule MBB with (ID % DebugDiv) == DebugMod
302 << ":BB#" << MBB->getNumber() << " ***\n";
307 Scheduler.startBlock(MBB);
311 MachineBasicBlock::iterator Current = MBB->end();
312 unsigned Count = MBB->size(), CurrentCount = Count
[all...] |
| EdgeBundles.cpp | 46 const MachineBasicBlock &MBB = *I;
47 unsigned OutE = 2 * MBB.getNumber() + 1;
49 for (MachineBasicBlock::const_succ_iterator SI = MBB.succ_begin(),
50 SE = MBB.succ_end(); SI != SE; ++SI)
|
| PeepholeOptimizer.cpp | 115 bool optimizeBitcastInstr(MachineInstr *MI, MachineBasicBlock *MBB);
116 bool optimizeCmpInstr(MachineInstr *MI, MachineBasicBlock *MBB);
117 bool optimizeExtInstr(MachineInstr *MI, MachineBasicBlock *MBB,
123 bool foldImmediate(MachineInstr *MI, MachineBasicBlock *MBB,
148 optimizeExtInstr(MachineInstr *MI, MachineBasicBlock *MBB,
230 if (UseMBB == MBB) {
238 } else if (Aggressive && DT->dominates(MBB, UseMBB)) {
243 // Both will be live out of the def MBB anyway. Don't extend live range of
312 MachineBasicBlock *MBB) {
378 MachineBasicBlock *MBB) {
[all...] |
| MachineFunction.cpp | 49 void ilist_traits<MachineBasicBlock>::deleteNode(MachineBasicBlock *MBB) {
50 MBB->getParent()->DeleteMachineBasicBlock(MBB);
128 /// recomputes them. This guarantees that the MBB numbers are sequential,
132 void MachineFunction::RenumberBlocks(MachineBasicBlock *MBB) {
135 if (MBB == 0)
138 MBBI = MBB;
150 "MBB number mismatch!");
217 MachineFunction::DeleteMachineBasicBlock(MachineBasicBlock *MBB) {
218 assert(MBB->getParent() == this && "MBB parent mismatch!")
[all...] |
| /external/llvm/lib/Target/PowerPC/ |
| PPCInstrInfo.cpp | 216 void PPCInstrInfo::insertNoop(MachineBasicBlock &MBB,
219 BuildMI(MBB, MI, DL, get(PPC::NOP));
226 bool PPCInstrInfo::AnalyzeBranch(MachineBasicBlock &MBB,MachineBasicBlock *&TBB,
233 MachineBasicBlock::iterator I = MBB.end();
234 if (I == MBB.begin())
238 if (I == MBB.begin())
249 if (I == MBB.begin() || !isUnpredicatedTerminator(--I)) {
295 if (SecondLastInst && I != MBB.begin() &&
357 unsigned PPCInstrInfo::RemoveBranch(MachineBasicBlock &MBB) const {
358 MachineBasicBlock::iterator I = MBB.end()
[all...] |
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| FunctionLoweringInfo.cpp | 146 MachineBasicBlock *MBB = mf.CreateMachineBasicBlock(BB);
147 MBBMap[BB] = MBB;
148 MF->push_back(MBB);
154 MBB->setHasAddressTaken();
177 BuildMI(MBB, DL, TII->get(TargetOpcode::PHI), PHIReg + i);
409 MachineBasicBlock *MBB) {
415 MMI->addPersonality(MBB, cast<Function>(CE->getOperand(0)));
432 MMI->addCatchTypeInfo(MBB, TyInfo);
438 MMI->addCleanup(MBB);
444 MMI->addFilterTypeInfo(MBB, TyInfo)
[all...] |
| /external/llvm/lib/Target/MSP430/ |
| MSP430RegisterInfo.cpp | 110 MachineBasicBlock &MBB = *MI.getParent();
111 MachineFunction &MF = *MBB.getParent();
145 BuildMI(MBB, llvm::next(II), dl, TII.get(MSP430::SUB16ri), DstReg)
148 BuildMI(MBB, llvm::next(II), dl, TII.get(MSP430::ADD16ri), DstReg)
|
| /external/llvm/lib/Target/Mips/ |
| MipsSERegisterInfo.cpp | 117 MachineBasicBlock &MBB = *MI.getParent();
123 MBB.getParent()->getTarget().getInstrInfo());
124 unsigned Reg = TII.loadImmediate(Offset, MBB, II, DL, &NewImm);
125 BuildMI(MBB, II, DL, TII.get(ADDu), Reg).addReg(FrameReg)
|
| /ndk/tests/device/test-stlport_shared-exception/jni/ |
| ia64-2.cpp | 4 // slot of .bbb/.mbb bundles and EH region end right after it).
|
| /ndk/tests/device/test-stlport_static-exception/jni/ |
| ia64-2.cpp | 4 // slot of .bbb/.mbb bundles and EH region end right after it).
|
| /external/llvm/lib/Target/SystemZ/ |
| SystemZLongBranch.cpp | 265 MachineBasicBlock *MBB = MF->getBlockNumbered(I);
269 Block.Alignment = MBB->getAlignment();
272 MachineBasicBlock::iterator MI = MBB->begin();
273 MachineBasicBlock::iterator End = MBB->end();
343 MachineBasicBlock *MBB = MI->getParent();
345 BuildMI(*MBB, MI, DL, TII->get(AddOpcode))
349 MachineInstr *BRCL = BuildMI(*MBB, MI, DL, TII->get(SystemZ::BRCL))
362 MachineBasicBlock *MBB = MI->getParent();
364 BuildMI(*MBB, MI, DL, TII->get(CompareOpcode))
367 MachineInstr *BRCL = BuildMI(*MBB, MI, DL, TII->get(SystemZ::BRCL)
[all...] |
