HomeSort by relevance Sort by last modified time
    Searched full:setlt (Results 1 - 25 of 57) sorted by null

1 2 3

  /external/clang/test/CodeGen/
BasicInstrs.c 19 _Bool setlt(int X, int Y) { function
  /external/llvm/lib/Target/Mips/
MicroMipsInstrInfo.td 7 def SLTi_MM : MMRel, SetCC_I<"slti", setlt, simm16, immSExt16, GPR32Opnd>,
25 def SLT_MM : MMRel, SetCC_R<"slt", setlt, GPR32Opnd>, ADD_FM_MM<0, 0x350>;
Mips64InstrInfo.td 80 def SLTi64 : SetCC_I<"slti", setlt, simm16_64, immSExt16, GPR64Opnd>,
104 def SLT64 : SetCC_R<"slt", setlt, GPR64Opnd>, ADD_FM<0, 0x2a>;
183 def BLTZ64 : CBranchZero<"bltz", setlt, GPR64Opnd>, BGEZ_FM<1, 0>;
304 def : MipsPat<(brcond (i32 (setlt i64:$lhs, 1)), bb:$dst),
Mips16InstrInfo.td     [all...]
MipsInstrInfo.td     [all...]
  /external/llvm/test/Transforms/InstCombine/
setcc-strength-reduce.ll 2 ; working. Basically this boils down to converting setlt,gt,le,ge instructions
  /external/llvm/test/CodeGen/PowerPC/
ppc-vaarg-agg.ll 44 ; with an error like: Cannot select: ch = setlt [ID=6]
  /external/llvm/test/Transforms/LoopStrengthReduce/
dont-hoist-simple-loop-constants.ll 4 ; The setlt wants to use a value that is incremented one more than the dominant
  /external/llvm/lib/Target/Hexagon/
HexagonSelectCCInfo.td 43 IntRegs:$fval, SETLT)),
111 // setlt-64 -> setgt-64.
113 DoubleRegs:$fval, SETLT)),
HexagonInstrInfoV3.td 61 (i64 (select (i1 (setlt (i64 DoubleRegs:$src2),
  /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
AMDGPUInstructions.td 67 case ISD::SETLT: return true;}}}]
AMDILISelLowering.cpp 601 ISD::SETLT);
608 ISD::SETLT);
707 SDValue r10 = DAG.getSetCC(DL, OVT, r0, DAG.getConstant(0, OVT), ISD::SETLT);
710 SDValue r11 = DAG.getSetCC(DL, OVT, r1, DAG.getConstant(0, OVT), ISD::SETLT);
  /external/llvm/lib/Target/R600/
AMDILISelLowering.cpp 503 ISD::SETLT);
510 ISD::SETLT);
605 SDValue r10 = DAG.getSetCC(DL, OVT, r0, DAG.getConstant(0, OVT), ISD::SETLT);
608 SDValue r11 = DAG.getSetCC(DL, OVT, r1, DAG.getConstant(0, OVT), ISD::SETLT);
AMDGPUInstructions.td 70 case ISD::SETLT: return true;}}}]
  /external/llvm/utils/emacs/
llvm-mode.el 36 "setne" "seteq" "setlt" "setgt" "setle" "setge") 'words) . font-lock-keyword-face)
  /external/mesa3d/src/gallium/drivers/radeon/
AMDGPUInstructions.td 67 case ISD::SETLT: return true;}}}]
AMDILISelLowering.cpp 601 ISD::SETLT);
608 ISD::SETLT);
707 SDValue r10 = DAG.getSetCC(DL, OVT, r0, DAG.getConstant(0, OVT), ISD::SETLT);
710 SDValue r11 = DAG.getSetCC(DL, OVT, r1, DAG.getConstant(0, OVT), ISD::SETLT);
  /external/llvm/test/CodeGen/Mips/
cmov.ll 67 ; (movz t, (setlt a, N + 1), f)
  /external/llvm/lib/Target/PowerPC/
PPCISelDAGToDAG.cpp 582 case ISD::SETLT: return PPC::PRED_LT;
605 case ISD::SETLT: return 0; // Bit #0 = SETOLT
648 case ISD::SETLT:
739 case ISD::SETLT: {
772 case ISD::SETLT: {
812 case ISD::SETLT:
    [all...]
  /external/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp     [all...]
  /external/llvm/lib/CodeGen/
Analysis.cpp 176 case ISD::SETOLT: case ISD::SETULT: return ISD::SETLT;
195 case ICmpInst::ICMP_SLT: return ISD::SETLT;
  /external/llvm/lib/CodeGen/SelectionDAG/
SelectionDAGDumper.cpp 304 case ISD::SETLT: return "setlt";
TargetLowering.cpp 127 case ISD::SETLT:
    [all...]
  /external/llvm/include/llvm/CodeGen/
ISDOpcodes.h 704 /// floating point. For integer, only the SETEQ,SETNE,SETLT,SETLE,SETGT,
    [all...]
  /external/clang/www/demo/
index.cgi 99 $input =~ s@\b(add|sub|mul|div|rem|and|or|xor|setne|seteq|setlt|setgt|setle|setge|phi|tail|call|cast|to|shl|shr|vaarg|vanext|ret|br|switch|invoke|unwind|malloc|alloca|free|load|store|getelementptr|begin|end|true|false|declare|global|constant|const|internal|uninitialized|external|implementation|linkonce|weak|appending|null|to|except|not|target|endian|pointersize|big|little|volatile)\b@<span class="llvm_keyword">$1</span>@g;

Completed in 1490 milliseconds

1 2 3