Home | History | Annotate | Download | only in AArch64

Lines Matching refs:TrueReg

371     unsigned TrueReg, unsigned FalseReg, int &CondCycles, int &TrueCycles,
376 RI.getCommonSubClass(MRI.getRegClass(TrueReg), MRI.getRegClass(FalseReg));
390 if (canFoldIntoCSel(MRI, TrueReg))
414 unsigned TrueReg, unsigned FalseReg) const {
517 unsigned FoldedOpc = canFoldIntoCSel(MRI, TrueReg, &NewVReg);
522 TrueReg = FalseReg;
536 MRI.constrainRegClass(TrueReg, RC);
540 BuildMI(MBB, I, DL, get(Opc), DstReg).addReg(TrueReg).addReg(FalseReg).addImm(