Home | History | Annotate | Download | only in TableGen

Lines Matching refs:SchedClass

34   // Each processor has a SchedClassDesc table with an entry for each SchedClass.
828 // Generate the SchedClass table for this processor and update global
851 // A Variant SchedClass has no resources of its own.
872 // Determine if the SchedClass is actually reachable on this processor. If
990 // Create an entry for each operand Read in this SchedClass.
1028 // Add the information for this SchedClass to the global tables using basic
1086 // Emit SchedClass tables for all processors and associated global tables.
1138 // Emit a SchedClass table for each processor.
1162 const CodeGenSchedClass &SchedClass = SchedModels.getSchedClass(SCIdx);
1163 OS << " {DBGFIELD(\"" << SchedClass.Name << "\") ";
1164 if (SchedClass.Name.size() < 18)
1165 OS.indent(18 - SchedClass.Name.size());
1300 << "\n::resolveSchedClass(unsigned SchedClass, const MachineInstr *MI,"
1317 OS << " switch (SchedClass) {\n";
1367 OS << " report_fatal_error(\"Expected a variant SchedClass\");\n"
1500 << " unsigned resolveSchedClass(unsigned SchedClass, const MachineInstr *DefMI,"