Lines Matching refs:guest_CIA
80 regs->r_pc = (ULong)VG_(threads)[tid].arch.vex.guest_CIA;85 regs->r_pc = VG_(threads)[tid].arch.vex.guest_CIA;