/external/openssl/crypto/bn/asm/ |
mips.pl | 60 $ADDU="daddu"; 75 $ADDU="addu"; 80 $PTR_ADD="addu"; 153 $ADDU $t1,$v0 159 $ADDU $t1,$at 160 $ADDU $v0,$t0 164 $ADDU $v0,$at 168 $ADDU $t3,$v0 172 $ADDU $t3,$a [all...] |
mips-mont.pl | 77 $ADDU="daddu"; 84 $ADDU="addu"; 195 $ADDU $lo1,$lo0 197 $ADDU $hi1,$at 212 $ADDU $lo0,$alo,$hi0 213 $ADDU $lo1,$nlo,$hi1 216 $ADDU $hi0,$ahi,$at 217 $ADDU $hi1,$nhi,$t0 221 $ADDU $lo1,$lo [all...] |
/external/chromium_org/third_party/openssl/openssl/crypto/bn/asm/ |
mips.pl | 60 $ADDU="daddu"; 75 $ADDU="addu"; 80 $PTR_ADD="addu"; 153 $ADDU $t1,$v0 159 $ADDU $t1,$at 160 $ADDU $v0,$t0 164 $ADDU $v0,$at 168 $ADDU $t3,$v0 172 $ADDU $t3,$a [all...] |
mips-mont.pl | 77 $ADDU="daddu"; 84 $ADDU="addu"; 195 $ADDU $lo1,$lo0 197 $ADDU $hi1,$at 212 $ADDU $lo0,$alo,$hi0 213 $ADDU $lo1,$nlo,$hi1 216 $ADDU $hi0,$ahi,$at 217 $ADDU $hi1,$nhi,$t0 221 $ADDU $lo1,$lo [all...] |
/external/chromium_org/third_party/openssl/openssl/crypto/sha/asm/ |
sha512-mips.pl | 85 $ADDU="daddu"; 99 $ADDU="addu"; 158 $ADDU $T1,$X[0],$h # $i 175 $ADDU $T1,$tmp2 178 $ADDU $T1,$tmp0 194 $ADDU $T1,$tmp2 # +=K[$i] 195 $ADDU $h,$tmp1 197 $ADDU $d,$T1 198 $ADDU $h,$T [all...] |
/external/openssl/crypto/sha/asm/ |
sha512-mips.pl | 85 $ADDU="daddu"; 99 $ADDU="addu"; 158 $ADDU $T1,$X[0],$h # $i 175 $ADDU $T1,$tmp2 178 $ADDU $T1,$tmp0 194 $ADDU $T1,$tmp2 # +=K[$i] 195 $ADDU $h,$tmp1 197 $ADDU $d,$T1 198 $ADDU $h,$T [all...] |
/external/chromium_org/v8/src/mips/ |
constants-mips.cc | 237 case ADDU:
|
constants-mips.h | 341 ADDU = ((4 << 3) + 1),
|
assembler-mips.cc | 1191 void Assembler::addu(Register rd, Register rs, Register rt) { function in class:v8::Assembler [all...] |
simulator-mips.cc | [all...] |
/system/core/libpixelflinger/codeflinger/ |
MIPSAssembler.cpp | 444 mMips->ADDU(Rd, Rn, src); 619 mMips->ADDU(Rd, R_at, Rn); 796 mMips->ADDU(R_at, Rn, amode.reg); 824 mMips->ADDU(R_at, Rn, amode.reg); 861 mMips->ADDU(R_at, Rn, amode.reg); 889 mMips->ADDU(R_at, Rn, amode.reg); 914 mMips->ADDU(R_at, Rn, amode.reg); 956 mMips->ADDU(R_at, Rn, amode.reg); [all...] |
MIPSAssembler.h | 272 void ADDU(int Rd, int Rs, int Rt);
|
/external/valgrind/main/none/tests/mips64/ |
arithmetic_instruction.c | 6 ADD=0, ADDI, ADDIU, ADDU, 55 case ADDU: 59 TEST1("addu $t0, $t1, $t2", reg_val1[i], reg_val1[N-i-1],
|
/external/llvm/lib/Target/Mips/ |
MipsSEInstrInfo.cpp | 94 Opc = Mips::ADDu, ZeroReg = Mips::ZERO; 365 unsigned ADDu = STI.isABI_N64() ? Mips::DADDu : Mips::ADDu; 372 BuildMI(MBB, I, DL, get(ADDu), SP).addReg(SP).addReg(Reg, RegState::Kill); 598 unsigned ADDU = STI.isABI_N64() ? Mips::DADDu : Mips::ADDu; 606 // addu $ra, $v0, $zero 607 // addu $sp, $sp, $v1 610 BuildMI(MBB, I, I->getDebugLoc(), TM.getInstrInfo()->get(ADDU), T9) 612 BuildMI(MBB, I, I->getDebugLoc(), TM.getInstrInfo()->get(ADDU), RA [all...] |
/external/valgrind/main/none/tests/mips32/ |
mips32_dspr2.stdout.exp | 202 -------- ADDU.PH -------- 203 addu.ph $t0, $t1, $t2 :: rs 0x00000000 rt 0x00000000 out 0x00000000 DSPCtrl 0x00000000 204 addu.ph $t2, $t3, $t4 :: rs 0x00045fb2 rt 0x00000286 out 0x00046238 DSPCtrl 0x00000000 205 addu.ph $t4, $t1, $t5 :: rs 0x00002435 rt 0xffff3421 out 0xffff5856 DSPCtrl 0x00000000 206 addu.ph $t6, $t7, $t3 :: rs 0x07654cb8 rt 0x734680bc out 0x7aabcd74 DSPCtrl 0x00000000 207 addu.ph $t5, $t3, $t2 :: rs 0xf973437b rt 0x80000000 out 0x7973437b DSPCtrl 0x00100000 208 addu.ph $t2, $t4, $t8 :: rs 0x00010001 rt 0xffffffff out 0x00000000 DSPCtrl 0x00100000 209 addu.ph $t0, $t8, $t0 :: rs 0x7fff7fff rt 0x7fff7fff out 0xfffefffe DSPCtrl 0x00000000 210 addu.ph $t4, $t6, $t1 :: rs 0x0000c420 rt 0x00000555 out 0x0000c975 DSPCtrl 0x00000000 211 addu.ph $t2, $t3, $t4 :: rs 0x00000004 rt 0x40000000 out 0x40000004 DSPCtrl 0x0000000 [all...] |