HomeSort by relevance Sort by last modified time
    Searched refs:TargetRegisterClass (Results 1 - 25 of 213) sorted by null

1 2 3 4 5 6 7 8 9

  /external/llvm/lib/Target/R600/
SIRegisterInfo.h 29 unsigned getRegPressureLimit(const TargetRegisterClass *RC,
34 const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override;
40 const TargetRegisterClass *getPhysRegClass(unsigned Reg) const;
43 bool isSGPRClass(const TargetRegisterClass *RC) const;
46 bool hasVGPRs(const TargetRegisterClass *RC) const;
49 const TargetRegisterClass *getEquivalentVGPRClass(
50 const TargetRegisterClass *SRC) const;
55 const TargetRegisterClass *getSubRegClass(const TargetRegisterClass *RC,
61 unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC
    [all...]
SIRegisterInfo.cpp 35 unsigned SIRegisterInfo::getRegPressureLimit(const TargetRegisterClass *RC,
40 const TargetRegisterClass * SIRegisterInfo::getCFGStructurizerRegClass(
52 const TargetRegisterClass *SIRegisterInfo::getPhysRegClass(unsigned Reg) const {
55 const TargetRegisterClass *BaseClasses[] = {
64 for (const TargetRegisterClass *BaseClass : BaseClasses) {
72 bool SIRegisterInfo::isSGPRClass(const TargetRegisterClass *RC) const {
79 bool SIRegisterInfo::hasVGPRs(const TargetRegisterClass *RC) const {
88 const TargetRegisterClass *SIRegisterInfo::getEquivalentVGPRClass(
89 const TargetRegisterClass *SRC) const {
108 const TargetRegisterClass *SIRegisterInfo::getSubRegClass
    [all...]
R600RegisterInfo.h 38 const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override;
41 getRegClassWeight(const TargetRegisterClass *RC) const override;
SIInstrInfo.h 31 const TargetRegisterClass *SuperRC,
33 const TargetRegisterClass *SubRC) const;
37 const TargetRegisterClass *SuperRC,
39 const TargetRegisterClass *SubRC) const;
44 const TargetRegisterClass *RC,
73 const TargetRegisterClass *RC,
79 const TargetRegisterClass *RC,
101 bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override;
126 const TargetRegisterClass *getOpRegClass(const MachineInstr &MI,
158 const TargetRegisterClass *getIndirectAddrRegClass() const override
    [all...]
  /external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
SIRegisterInfo.h 39 virtual const TargetRegisterClass *
40 getISARegClass(const TargetRegisterClass * rc) const;
48 virtual const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const;
R600RegisterInfo.h 36 virtual const TargetRegisterClass * getISARegClass(
37 const TargetRegisterClass * rc) const;
47 virtual const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const;
AMDGPURegisterInfo.h 44 virtual const TargetRegisterClass * getISARegClass(
45 const TargetRegisterClass * rc) const {
49 virtual const TargetRegisterClass* getCFGStructurizerRegClass(MVT VT) const {
SIRegisterInfo.cpp 42 const TargetRegisterClass *
43 SIRegisterInfo::getISARegClass(const TargetRegisterClass * rc) const
52 const TargetRegisterClass * SIRegisterInfo::getCFGStructurizerRegClass(
  /external/mesa3d/src/gallium/drivers/radeon/
SIRegisterInfo.h 39 virtual const TargetRegisterClass *
40 getISARegClass(const TargetRegisterClass * rc) const;
48 virtual const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const;
R600RegisterInfo.h 36 virtual const TargetRegisterClass * getISARegClass(
37 const TargetRegisterClass * rc) const;
47 virtual const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const;
AMDGPURegisterInfo.h 44 virtual const TargetRegisterClass * getISARegClass(
45 const TargetRegisterClass * rc) const {
49 virtual const TargetRegisterClass* getCFGStructurizerRegClass(MVT VT) const {
SIRegisterInfo.cpp 42 const TargetRegisterClass *
43 SIRegisterInfo::getISARegClass(const TargetRegisterClass * rc) const
52 const TargetRegisterClass * SIRegisterInfo::getCFGStructurizerRegClass(
  /external/llvm/lib/Target/X86/
X86RegisterInfo.h 70 const TargetRegisterClass *
71 getMatchingSuperRegClass(const TargetRegisterClass *A,
72 const TargetRegisterClass *B,
75 const TargetRegisterClass *
76 getSubClassWithSubReg(const TargetRegisterClass *RC,
79 const TargetRegisterClass*
80 getLargestLegalSuperClass(const TargetRegisterClass *RC) const override;
82 /// getPointerRegClass - Returns a TargetRegisterClass used for pointer
84 const TargetRegisterClass *
91 const TargetRegisterClass *
    [all...]
  /external/llvm/include/llvm/CodeGen/
RegisterClassInfo.h 67 void compute(const TargetRegisterClass *RC) const;
70 const RCInfo &get(const TargetRegisterClass *RC) const {
86 unsigned getNumAllocatableRegs(const TargetRegisterClass *RC) const {
93 ArrayRef<MCPhysReg> getOrder(const TargetRegisterClass *RC) const {
103 bool isProperSubClass(const TargetRegisterClass *RC) const {
119 unsigned getMinCost(const TargetRegisterClass *RC) {
127 unsigned getLastCostChange(const TargetRegisterClass *RC) {
FastISel.h 41 class TargetRegisterClass;
259 const TargetRegisterClass *RC);
264 const TargetRegisterClass *RC,
270 const TargetRegisterClass *RC,
277 const TargetRegisterClass *RC,
285 const TargetRegisterClass *RC,
291 const TargetRegisterClass *RC,
298 const TargetRegisterClass *RC,
305 const TargetRegisterClass *RC,
313 const TargetRegisterClass *RC
    [all...]
MachineSSAUpdater.h 27 class TargetRegisterClass;
48 const TargetRegisterClass *VRC;
  /external/llvm/include/llvm/Target/
TargetRegisterInfo.h 36 class TargetRegisterClass {
41 typedef const TargetRegisterClass* const * sc_iterator;
102 /// hasType - return true if this TargetRegisterClass has the ValueType vt.
123 /// hasSubClass - return true if the specified TargetRegisterClass
124 /// is a proper sub-class of this TargetRegisterClass.
125 bool hasSubClass(const TargetRegisterClass *RC) const {
131 bool hasSubClassEq(const TargetRegisterClass *RC) const {
136 /// hasSuperClass - return true if the specified TargetRegisterClass is a
137 /// proper super-class of this TargetRegisterClass.
138 bool hasSuperClass(const TargetRegisterClass *RC) const
    [all...]
TargetSubtargetInfo.h 26 class TargetRegisterClass;
46 typedef SmallVectorImpl<const TargetRegisterClass*> RegClassVector;
  /external/llvm/lib/Target/ARM/
Thumb1RegisterInfo.h 29 const TargetRegisterClass *
30 getLargestLegalSuperClass(const TargetRegisterClass *RC) const override;
32 const TargetRegisterClass *
55 const TargetRegisterClass *RC,
  /external/llvm/lib/CodeGen/
TargetRegisterInfo.cpp 86 const TargetRegisterClass *
87 TargetRegisterInfo::getAllocatableClass(const TargetRegisterClass *RC) const {
97 const TargetRegisterClass *SubRC = getRegClass(Idx + Offset);
110 const TargetRegisterClass *
116 const TargetRegisterClass* BestRC = nullptr;
118 const TargetRegisterClass* RC = *I;
131 const TargetRegisterClass *RC, BitVector &R){
139 const TargetRegisterClass *RC) const {
143 const TargetRegisterClass *SubClass = getAllocatableClass(RC);
161 const TargetRegisterClass *firstCommonClass(const uint32_t *A
    [all...]
RegisterCoalescer.h 22 class TargetRegisterClass;
59 const TargetRegisterClass *NewRC;
116 const TargetRegisterClass *getNewRC() const { return NewRC; }
  /external/llvm/lib/Target/Mips/
Mips16RegisterInfo.h 35 const TargetRegisterClass *RC,
38 const TargetRegisterClass *intRegClass(unsigned Size) const override;
MipsSERegisterInfo.h 31 const TargetRegisterClass *intRegClass(unsigned Size) const override;
MipsMachineFunction.cpp 83 const TargetRegisterClass *RC;
85 RC=(const TargetRegisterClass*)&Mips::CPU16RegsRegClass;
88 (const TargetRegisterClass*)&Mips::GPR64RegClass :
89 (const TargetRegisterClass*)&Mips::GPR32RegClass;
101 const TargetRegisterClass *RC;
102 RC=(const TargetRegisterClass*)&Mips::CPU16RegsRegClass;
109 const TargetRegisterClass *RC = ST.isABI_N64() ?
  /external/llvm/lib/Target/AArch64/
AArch64RegisterInfo.h 26 class TargetRegisterClass;
65 const TargetRegisterClass *
68 const TargetRegisterClass *
69 getCrossCopyRegClass(const TargetRegisterClass *RC) const override;
95 unsigned getRegPressureLimit(const TargetRegisterClass *RC,

Completed in 502 milliseconds

1 2 3 4 5 6 7 8 9