/external/chromium_org/third_party/mesa/src/src/gallium/drivers/r600/ |
r600_pipe.h | 59 unsigned num_dw; member in struct:r600_atom 596 unsigned num_dw, enum r600_atom_flags flags); 694 cb->buf[cb->atom.num_dw++] = value; 700 assert(cb->atom.num_dw+2+num <= cb->max_num_dw); 701 cb->buf[cb->atom.num_dw++] = PKT3(PKT3_SET_CONFIG_REG, num, 0); 702 cb->buf[cb->atom.num_dw++] = (reg - R600_CONFIG_REG_OFFSET) >> 2; 712 assert(cb->atom.num_dw+2+num <= cb->max_num_dw); 713 cb->buf[cb->atom.num_dw++] = PKT3(PKT3_SET_CONTEXT_REG, num, 0) | cb->pkt_flags; 714 cb->buf[cb->atom.num_dw++] = (reg - R600_CONTEXT_REG_OFFSET) >> 2; 724 assert(cb->atom.num_dw+2+num <= cb->max_num_dw) [all...] |
r600_hw_context.c | 633 void r600_need_cs_space(struct r600_context *ctx, unsigned num_dw, 649 num_dw += ctx->cs->cdw; 654 num_dw += state->num_dw; 657 num_dw += ctx->pm4_dirty_cdwords; 660 num_dw += R600_MAX_DRAW_CS_DWORDS; 664 num_dw += ctx->num_cs_dw_nontimer_queries_suspend; 665 num_dw += ctx->num_cs_dw_timer_queries_suspend; 668 num_dw += ctx->num_cs_dw_streamout_end; 672 num_dw += 3 [all...] |
r600_state_common.c | 42 assert(cs->cdw + cb->atom.num_dw <= RADEON_MAX_CMDBUF_DWORDS); 43 memcpy(cs->buf + cs->cdw, cb->buf, 4 * cb->atom.num_dw); 44 cs->cdw += cb->atom.num_dw; 47 void r600_init_command_buffer(struct r600_command_buffer *cb, unsigned num_dw, enum r600_atom_flags flags) 50 cb->atom.num_dw = 0; 52 cb->buf = CALLOC(1, 4 * num_dw); 53 cb->max_num_dw = num_dw; 84 unsigned num_dw, enum r600_atom_flags flags) 87 atom->num_dw = num_dw; [all...] |
r600.h | 206 void r600_need_cs_space(struct r600_context *ctx, unsigned num_dw, boolean count_draw_in);
|
evergreen_compute.c | 345 ctx->cs_vertex_buffer_state.atom.num_dw = 12 * util_bitcount(ctx->cs_vertex_buffer_state.dirty_mask);
|
/external/mesa3d/src/gallium/drivers/r600/ |
r600_pipe.h | 59 unsigned num_dw; member in struct:r600_atom 596 unsigned num_dw, enum r600_atom_flags flags); 694 cb->buf[cb->atom.num_dw++] = value; 700 assert(cb->atom.num_dw+2+num <= cb->max_num_dw); 701 cb->buf[cb->atom.num_dw++] = PKT3(PKT3_SET_CONFIG_REG, num, 0); 702 cb->buf[cb->atom.num_dw++] = (reg - R600_CONFIG_REG_OFFSET) >> 2; 712 assert(cb->atom.num_dw+2+num <= cb->max_num_dw); 713 cb->buf[cb->atom.num_dw++] = PKT3(PKT3_SET_CONTEXT_REG, num, 0) | cb->pkt_flags; 714 cb->buf[cb->atom.num_dw++] = (reg - R600_CONTEXT_REG_OFFSET) >> 2; 724 assert(cb->atom.num_dw+2+num <= cb->max_num_dw) [all...] |
r600_hw_context.c | 633 void r600_need_cs_space(struct r600_context *ctx, unsigned num_dw, 649 num_dw += ctx->cs->cdw; 654 num_dw += state->num_dw; 657 num_dw += ctx->pm4_dirty_cdwords; 660 num_dw += R600_MAX_DRAW_CS_DWORDS; 664 num_dw += ctx->num_cs_dw_nontimer_queries_suspend; 665 num_dw += ctx->num_cs_dw_timer_queries_suspend; 668 num_dw += ctx->num_cs_dw_streamout_end; 672 num_dw += 3 [all...] |
r600_state_common.c | 42 assert(cs->cdw + cb->atom.num_dw <= RADEON_MAX_CMDBUF_DWORDS); 43 memcpy(cs->buf + cs->cdw, cb->buf, 4 * cb->atom.num_dw); 44 cs->cdw += cb->atom.num_dw; 47 void r600_init_command_buffer(struct r600_command_buffer *cb, unsigned num_dw, enum r600_atom_flags flags) 50 cb->atom.num_dw = 0; 52 cb->buf = CALLOC(1, 4 * num_dw); 53 cb->max_num_dw = num_dw; 84 unsigned num_dw, enum r600_atom_flags flags) 87 atom->num_dw = num_dw; [all...] |
r600.h | 206 void r600_need_cs_space(struct r600_context *ctx, unsigned num_dw, boolean count_draw_in);
|
evergreen_compute.c | 345 ctx->cs_vertex_buffer_state.atom.num_dw = 12 * util_bitcount(ctx->cs_vertex_buffer_state.dirty_mask);
|
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeonsi/ |
r600.h | 119 void si_need_cs_space(struct r600_context *ctx, unsigned num_dw, boolean count_draw_in);
|
r600_hw_context.c | 119 void si_need_cs_space(struct r600_context *ctx, unsigned num_dw, 123 num_dw += ctx->cs->cdw; 127 num_dw += ctx->pm4_dirty_cdwords; 130 num_dw += SI_MAX_DRAW_CS_DWORDS; 134 num_dw += ctx->num_cs_dw_queries_suspend; 137 num_dw += ctx->num_cs_dw_streamout_end; 141 num_dw += 3; 145 num_dw += 7; /* one SURFACE_SYNC and CACHE_FLUSH_AND_INV (r6xx-only) */ 148 num_dw += 16; 151 if (num_dw > RADEON_MAX_CMDBUF_DWORDS) [all...] |
/external/mesa3d/src/gallium/drivers/radeonsi/ |
r600.h | 119 void si_need_cs_space(struct r600_context *ctx, unsigned num_dw, boolean count_draw_in);
|
r600_hw_context.c | 119 void si_need_cs_space(struct r600_context *ctx, unsigned num_dw, 123 num_dw += ctx->cs->cdw; 127 num_dw += ctx->pm4_dirty_cdwords; 130 num_dw += SI_MAX_DRAW_CS_DWORDS; 134 num_dw += ctx->num_cs_dw_queries_suspend; 137 num_dw += ctx->num_cs_dw_streamout_end; 141 num_dw += 3; 145 num_dw += 7; /* one SURFACE_SYNC and CACHE_FLUSH_AND_INV (r6xx-only) */ 148 num_dw += 16; 151 if (num_dw > RADEON_MAX_CMDBUF_DWORDS) [all...] |
/hardware/libhardware_legacy/include/hardware_legacy/ |
rtt.h | 87 attribute from the OTA queue after number of DW specified by num_dw 90 wifi_interface_handle iface, wifi_channel_map *params, unsigned num_dw);
|
/external/valgrind/main/VEX/priv/ |
guest_s390_helpers.c | 314 ULong hoststfle[S390_NUM_FACILITY_DW], cc, num_dw, i; local 322 num_dw = reg0 + 1; /* number of double words written */ 333 for (i = 0; i < num_dw; ++i) [all...] |