/external/linux-tools-perf/perf-3.12.0/arch/ia64/lib/ |
memset.S | 72 tbit.nz p_y, p_n = dest, 0 // Do we have an odd address? (M_B_U) 88 (p_unalgn) tbit.nz.unc p_y, p_n = bytecnt, 3 // should we do a st8 ? 92 (p_unalgn) tbit.nz.unc p_yy, p_nn = bytecnt, 2 // should we do a st4 ? 99 (p_unalgn) tbit.nz.unc p_y, p_n = bytecnt, 1 // should we do a st2 ? 107 (p_unalgn) tbit.nz.unc p_yy, p_nn = bytecnt, 0 // should we do a st1 ? 298 tbit.nz.unc p_y, p0 = cnt, 2 // should we terminate with a st4 ? 303 tbit.nz.unc p_yy, p0 = cnt, 1 // should we terminate with a st2 ? 307 tbit.nz.unc p_y, p0 = cnt, 0 // should we terminate with a st1 ? 344 tbit.nz p_scr, p0 = cnt, 1 // will there be a st2 at the end ? 353 tbit.nz p_y, p0 = cnt, 0 // will there be a st1 at the end [all...] |
/external/libogg/src/ |
bitwise.c | 527 int tbit=bits?bits:ilog(b[i]); local 528 if(oggpack_look(&r,tbit)==-1) 530 if(oggpack_look(&r,tbit)!=(b[i]&mask[tbit])) 532 if(tbit==1) 533 if(oggpack_look1(&r)!=(b[i]&mask[tbit])) 535 if(tbit==1){ 536 if(oggpack_read1(&r)!=(b[i]&mask[tbit])) 539 if(oggpack_read(&r,tbit)!=(b[i]&mask[tbit])) 562 int tbit=bits?bits:ilog(b[i]); local [all...] |
/external/tremolo/Tremolo/ |
bitwise.c | 400 int tbit=bits?bits:ilog(b[i]); local 401 if((test=oggpack_look(&r,tbit))==0xffffffff) 403 if(test!=(b[i]&mask[tbit])){ 404 fprintf(stderr,"%ld) %lx %lx\n",i,(b[i]&mask[tbit]),test); 407 if((test=oggpack_read(&r,tbit))==0xffffffff){ 410 if(test!=(b[i]&mask[tbit])){ 411 fprintf(stderr,"%ld) %lx %lx\n",i,(b[i]&mask[tbit]),test); 414 bitcount+=tbit;
|
/external/libunwind/tests/ |
ia64-dyn-asm.S | 66 tbit.nz p6, p0 = in0, 4
|
ia64-test-stack-asm.S | 87 tbit.nz p6, p0 = r8, 0
|
ia64-test-nat-asm.S | 44 tbit.nz p15, p0 = reg, 0;; \ 115 tbit.nz p6, p0 = r4, 0;;
|
/external/oprofile/module/ia64/ |
IA64minstate.h | 179 tbit.nz p15, p0=rCRIPSR, IA64_PSR_I_BIT \
|
/prebuilts/gcc/linux-x86/host/x86_64-w64-mingw32-4.8/x86_64-w64-mingw32/include/ |
kxia64.h | 575 #define RESTORE_INTERRUPTS(reg) tbit##.##nz pt0,pt1 = reg,PSR_I;; ;(pt0) ssm 1 << PSR_I ;(pt1) rsm 1 << PSR_I
|