/external/clang/test/Sema/ |
arm-asm.c | 5 asm volatile ("lw (r1), %0[val]": "=&b"(Val)); // expected-error {{invalid output constraint '=&b' in asm}} 11 asm volatile("INST %0, %1" : "=r"(foo) : "r"(bar));
|
/external/compiler-rt/test/tsan/ |
ignore_lib_lib.h | 7 void *volatile mem; 8 volatile int len;
|
/external/llvm/test/Assembler/ |
atomic.ll | 7 ; CHECK: load atomic volatile i32* %x singlethread acquire, align 4 8 load atomic volatile i32* %x singlethread acquire, align 4 11 ; CHECK: store atomic volatile i32 3, i32* %x singlethread monotonic, align 4 12 store atomic volatile i32 3, i32* %x singlethread monotonic, align 4 15 ; CHECK: cmpxchg volatile i32* %x, i32 0, i32 1 acq_rel acquire 16 cmpxchg volatile i32* %x, i32 0, i32 1 acq_rel acquire 23 ; CHECK: atomicrmw volatile xchg i32* %x, i32 10 monotonic 24 atomicrmw volatile xchg i32* %x, i32 10 monotonic
|
/external/llvm/test/CodeGen/AArch64/ |
arm64-big-imm-offsets.ll | 11 store volatile i32 0, i32* %b, align 4 12 store volatile i32 0, i32* %b, align 4
|
/external/llvm/test/CodeGen/Mips/ |
uitofp.ll | 7 store volatile i32 1, i32* %b, align 4 8 %0 = load volatile i32* %b, align 4
|
/external/llvm/test/CodeGen/X86/ |
pr2182.ll | 18 %tmp = load volatile i32* @x, align 4 ; <i32> [#uses=1] 20 store volatile i32 %tmp1, i32* @x, align 4 21 %tmp.1 = load volatile i32* @x, align 4 ; <i32> [#uses=1] 23 store volatile i32 %tmp1.1, i32* @x, align 4 24 %tmp.2 = load volatile i32* @x, align 4 ; <i32> [#uses=1] 26 store volatile i32 %tmp1.2, i32* @x, align 4 27 %tmp.3 = load volatile i32* @x, align 4 ; <i32> [#uses=1] 29 store volatile i32 %tmp1.3, i32* @x, align 4
|
/external/llvm/test/Transforms/GlobalOpt/ |
2008-01-29-VolatileGlobal.ll | 1 ; RUN: opt < %s -globalopt -S | grep "load volatile" 6 %tmp1 = load volatile double* @t0.1441, align 8 ; <double> [#uses=2]
|
/external/llvm/test/CodeGen/SystemZ/ |
spill-01.ll | 283 ; ...likewise volatile accesses. 297 %val0 = load volatile i32 *%ptr0 298 %val1 = load volatile i32 *%ptr1 299 %val2 = load volatile i32 *%ptr2 300 %val3 = load volatile i32 *%ptr3 301 %val4 = load volatile i32 *%ptr4 302 %val5 = load volatile i32 *%ptr5 303 %val6 = load volatile i32 *%ptr6 304 %val7 = load volatile i32 *%ptr7 305 %val8 = load volatile i32 *%ptr [all...] |
frame-13.ll | 39 store volatile i32 42, i32 *%ptr1 40 store volatile i32 42, i32 *%ptr2 59 store volatile i32 42, i32 *%ptr1 60 store volatile i32 42, i32 *%ptr2 79 store volatile i32 42, i32 *%ptr1 80 store volatile i32 42, i32 *%ptr2 99 store volatile i32 42, i32 *%ptr1 100 store volatile i32 42, i32 *%ptr2 119 store volatile i32 42, i32 *%ptr1 120 store volatile i32 42, i32 *%ptr [all...] |
frame-14.ll | 38 store volatile i8 42, i8 *%ptr1 39 store volatile i8 42, i8 *%ptr2 56 store volatile i8 42, i8 *%ptr1 57 store volatile i8 42, i8 *%ptr2 77 store volatile i8 42, i8 *%ptr1 78 store volatile i8 42, i8 *%ptr2 101 store volatile i8 42, i8 *%ptr1 102 store volatile i8 42, i8 *%ptr2 124 store volatile i8 42, i8 *%ptr1 125 store volatile i8 42, i8 *%ptr [all...] |
/external/chromium_org/base/ |
atomicops.h | 74 Atomic32 NoBarrier_CompareAndSwap(volatile Atomic32* ptr, 80 Atomic32 NoBarrier_AtomicExchange(volatile Atomic32* ptr, Atomic32 new_value); 84 Atomic32 NoBarrier_AtomicIncrement(volatile Atomic32* ptr, Atomic32 increment); 86 Atomic32 Barrier_AtomicIncrement(volatile Atomic32* ptr, 98 Atomic32 Acquire_CompareAndSwap(volatile Atomic32* ptr, 101 Atomic32 Release_CompareAndSwap(volatile Atomic32* ptr, 106 void NoBarrier_Store(volatile Atomic32* ptr, Atomic32 value); 107 void Acquire_Store(volatile Atomic32* ptr, Atomic32 value); 108 void Release_Store(volatile Atomic32* ptr, Atomic32 value); 110 Atomic32 NoBarrier_Load(volatile const Atomic32* ptr) [all...] |
atomicops_internals_x86_gcc.h | 31 inline Atomic32 NoBarrier_CompareAndSwap(volatile Atomic32* ptr, 42 inline Atomic32 NoBarrier_AtomicExchange(volatile Atomic32* ptr, 51 inline Atomic32 NoBarrier_AtomicIncrement(volatile Atomic32* ptr, 61 inline Atomic32 Barrier_AtomicIncrement(volatile Atomic32* ptr, 74 inline Atomic32 Acquire_CompareAndSwap(volatile Atomic32* ptr, 84 inline Atomic32 Release_CompareAndSwap(volatile Atomic32* ptr, 90 inline void NoBarrier_Store(volatile Atomic32* ptr, Atomic32 value) { 98 inline void Acquire_Store(volatile Atomic32* ptr, Atomic32 value) { 103 inline void Release_Store(volatile Atomic32* ptr, Atomic32 value) { 109 inline Atomic32 NoBarrier_Load(volatile const Atomic32* ptr) [all...] |
/external/clang/test/CodeGenCXX/ |
volatile.cpp | 4 // on a volatile reference result. rdar://problem/8338198 9 volatile A& operator=(const volatile A& t) volatile; 12 volatile A *array; 25 volatile int *x;
|
/external/stlport/stlport/stl/ |
_sparc_atomic.h | 14 # define _STLP_EXCH_ASM asm volatile ("casx [%3], %4, %0 ; membar #LoadLoad | #LoadStore " : \ 20 # define _STLP_EXCH_ASM asm volatile ("cas [%3], %4, %0" : \ 27 # define _STLP_EXCH_ASM asm volatile ("swap [%3], %0 " : \ 34 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 40 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 46 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \
|
/ndk/sources/cxx-stl/stlport/stlport/stl/ |
_sparc_atomic.h | 14 # define _STLP_EXCH_ASM asm volatile ("casx [%3], %4, %0 ; membar #LoadLoad | #LoadStore " : \ 20 # define _STLP_EXCH_ASM asm volatile ("cas [%3], %4, %0" : \ 27 # define _STLP_EXCH_ASM asm volatile ("swap [%3], %0 " : \ 34 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 40 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 46 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \
|
/prebuilts/ndk/5/sources/cxx-stl/stlport/stlport/stl/ |
_sparc_atomic.h | 14 # define _STLP_EXCH_ASM asm volatile ("casx [%3], %4, %0 ; membar #LoadLoad | #LoadStore " : \ 20 # define _STLP_EXCH_ASM asm volatile ("cas [%3], %4, %0" : \ 27 # define _STLP_EXCH_ASM asm volatile ("swap [%3], %0 " : \ 34 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 40 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 46 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \
|
/prebuilts/ndk/6/sources/cxx-stl/stlport/stlport/stl/ |
_sparc_atomic.h | 14 # define _STLP_EXCH_ASM asm volatile ("casx [%3], %4, %0 ; membar #LoadLoad | #LoadStore " : \ 20 # define _STLP_EXCH_ASM asm volatile ("cas [%3], %4, %0" : \ 27 # define _STLP_EXCH_ASM asm volatile ("swap [%3], %0 " : \ 34 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 40 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 46 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \
|
/prebuilts/ndk/7/sources/cxx-stl/stlport/stlport/stl/ |
_sparc_atomic.h | 14 # define _STLP_EXCH_ASM asm volatile ("casx [%3], %4, %0 ; membar #LoadLoad | #LoadStore " : \ 20 # define _STLP_EXCH_ASM asm volatile ("cas [%3], %4, %0" : \ 27 # define _STLP_EXCH_ASM asm volatile ("swap [%3], %0 " : \ 34 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 40 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 46 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \
|
/prebuilts/ndk/8/sources/cxx-stl/stlport/stlport/stl/ |
_sparc_atomic.h | 14 # define _STLP_EXCH_ASM asm volatile ("casx [%3], %4, %0 ; membar #LoadLoad | #LoadStore " : \ 20 # define _STLP_EXCH_ASM asm volatile ("cas [%3], %4, %0" : \ 27 # define _STLP_EXCH_ASM asm volatile ("swap [%3], %0 " : \ 34 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 40 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 46 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \
|
/prebuilts/ndk/9/sources/cxx-stl/EH/stlport/stlport/stl/ |
_sparc_atomic.h | 14 # define _STLP_EXCH_ASM asm volatile ("casx [%3], %4, %0 ; membar #LoadLoad | #LoadStore " : \ 20 # define _STLP_EXCH_ASM asm volatile ("cas [%3], %4, %0" : \ 27 # define _STLP_EXCH_ASM asm volatile ("swap [%3], %0 " : \ 34 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 40 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \ 46 ({ register volatile __stl_atomic_t *_L_pvalue1 = __pvalue1; \
|
/external/chromium_org/base/third_party/dynamic_annotations/ |
dynamic_annotations.c | 64 volatile short lineno = (__LINE__ << 8) + __COUNTER__; (void)lineno; 67 volatile short lineno = (__LINE__ << 8); (void)lineno; 74 const char *file, int line, const volatile void *lock) 78 const char *file, int line, const volatile void *lock) 82 const char *file, int line, const volatile void *lock, long is_w) 86 const char *file, int line, const volatile void *lock, long is_w) 90 const char *file, int line, const volatile void *barrier, long count, 95 const char *file, int line, const volatile void *barrier) 99 const char *file, int line, const volatile void *barrier) 103 const char *file, int line, const volatile void *barrier [all...] |
/development/ndk/platforms/android-9/arch-mips/include/asm/sgi/ |
hpc3.h | 44 volatile u32 pbdma_bptr; 45 volatile u32 pbdma_dptr; 47 volatile u32 pbdma_ctrl; 66 volatile u32 cbptr; 67 volatile u32 ndptr; 70 volatile u32 bcd; 75 volatile u32 ctrl; 86 volatile u32 gfptr; 87 volatile u32 dfptr; 89 volatile u32 dconfig [all...] |
/prebuilts/ndk/8/platforms/android-14/arch-mips/usr/include/asm/sgi/ |
hpc3.h | 44 volatile u32 pbdma_bptr; 45 volatile u32 pbdma_dptr; 47 volatile u32 pbdma_ctrl; 66 volatile u32 cbptr; 67 volatile u32 ndptr; 70 volatile u32 bcd; 75 volatile u32 ctrl; 86 volatile u32 gfptr; 87 volatile u32 dfptr; 89 volatile u32 dconfig [all...] |
/prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/asm/sgi/ |
hpc3.h | 44 volatile u32 pbdma_bptr; 45 volatile u32 pbdma_dptr; 47 volatile u32 pbdma_ctrl; 66 volatile u32 cbptr; 67 volatile u32 ndptr; 70 volatile u32 bcd; 75 volatile u32 ctrl; 86 volatile u32 gfptr; 87 volatile u32 dfptr; 89 volatile u32 dconfig [all...] |
/prebuilts/ndk/9/platforms/android-12/arch-mips/usr/include/asm/sgi/ |
hpc3.h | 44 volatile u32 pbdma_bptr; 45 volatile u32 pbdma_dptr; 47 volatile u32 pbdma_ctrl; 66 volatile u32 cbptr; 67 volatile u32 ndptr; 70 volatile u32 bcd; 75 volatile u32 ctrl; 86 volatile u32 gfptr; 87 volatile u32 dfptr; 89 volatile u32 dconfig [all...] |