HomeSort by relevance Sort by last modified time
    Searched full:zero (Results 76 - 100 of 18118) sorted by null

1 2 34 5 6 7 8 91011>>

  /external/clang/test/Analysis/
enum.cpp 6 Zero
10 return Foo::Zero == (Foo)x; // don't crash
18 clang_analyzer_eval(f == Foo::Zero); // expected-warning{{TRUE}}
23 clang_analyzer_eval(f == Foo::Zero); // expected-warning{{FALSE}}
  /external/oprofile/events/alpha/ev5/
unit_masks 3 name:zero type:mandatory default:0x0
  /external/oprofile/events/alpha/ev6/
events 3 event:0x00 counters:0,1 um:zero minimum:500 name:CYCLES : Total cycles
4 event:0x01 counters:1 um:zero minimum:500 name:RETIRED : Retired instructions
5 event:0x02 counters:1 um:zero minimum:500 name:COND_BRANCHES : Retired conditional branches
6 event:0x03 counters:1 um:zero minimum:500 name:BRANCH_MISPREDICTS : Retired branch mispredicts
7 event:0x04 counters:1 um:zero minimum:500 name:DTB_MISS : Retired DTB single misses * 2
8 event:0x05 counters:1 um:zero minimum:500 name:DTB_DD_MISS : Retired DTB double double misses
9 event:0x06 counters:1 um:zero minimum:500 name:ITB_MISS : Retired ITB misses
10 event:0x07 counters:1 um:zero minimum:500 name:UNALIGNED_TRAP : Retired unaligned traps
11 event:0x08 counters:1 um:zero minimum:500 name:REPLAY_TRAP : Replay traps
unit_masks 3 name:zero type:mandatory default:0x0
  /external/oprofile/events/alpha/ev67/
unit_masks 3 name:zero type:mandatory default:0x0
  /external/oprofile/events/arm/armv6/
unit_masks 3 name:zero type:mandatory default:0x00
  /external/oprofile/events/arm/armv7/
unit_masks 3 name:zero type:mandatory default:0x00
  /external/oprofile/events/arm/armv7-ca9/
unit_masks 3 name:zero type:mandatory default:0x00
  /external/oprofile/events/arm/armv7-common/
unit_masks 3 name:zero type:mandatory default:0x00
  /external/oprofile/events/avr32/
unit_masks 3 name:zero type:mandatory default:0x00
  /external/oprofile/events/ia64/ia64/
unit_masks 3 name:zero type:mandatory default:0x0
  /external/oprofile/events/ia64/itanium/
unit_masks 3 name:zero type:mandatory default:0x0
  /external/oprofile/events/mips/1004K/
unit_masks 4 name:zero type:mandatory default:0x0
  /external/oprofile/events/mips/20K/
events 6 event:0x0 counters:0 um:zero minimum:500 name:CYCLES : CPU cycles
7 event:0x1 counters:0 um:zero minimum:500 name:INSN_ISSUED : Dispatched/issued instructions
8 event:0x2 counters:0 um:zero minimum:500 name:FETCH_GROUPS : Fetch groups entering CPU execution pipes
9 event:0x3 counters:0 um:zero minimum:500 name:FP_INSNS_COMPLETED : Instructions completed in FPU datapath (computational event:instructions only)
10 event:0x4 counters:0 um:zero minimum:500 name:TLB_REFILLS_TAKEN : Taken TLB refill exceptions
11 event:0x5 counters:0 um:zero minimum:500 name:BRANCHES_MISSPREDICTED : Branches that mispredicted before completing execution
12 event:0x6 counters:0 um:zero minimum:500 name:BRANCHES_COMPLETED : Branches that completed execution
13 event:0x7 counters:0 um:zero minimum:500 name:JTLB_EXCEPTIONS : Taken Joint-TLB exceptions
14 event:0x8 counters:0 um:zero minimum:500 name:REPLAY_DUE_TO_LOAD_DEPENDENT_SPEC_DISPATCH : Replays due to load-dependent speculative dispatch
15 event:0x9 counters:0 um:zero minimum:500 name:INSN_REQ_FROM_IFU_TO_BIU : Instruction requests from the IFU to the BI
    [all...]
unit_masks 4 name:zero type:mandatory default:0x0
  /external/oprofile/events/mips/24K/
unit_masks 4 name:zero type:mandatory default:0x0
  /external/oprofile/events/mips/25K/
unit_masks 4 name:zero type:mandatory default:0x0
  /external/oprofile/events/mips/34K/
unit_masks 4 name:zero type:mandatory default:0x0
  /external/oprofile/events/mips/5K/
unit_masks 4 name:zero type:mandatory default:0x0
  /external/oprofile/events/mips/74K/
unit_masks 4 name:zero type:mandatory default:0x0
  /external/oprofile/events/ppc/7450/
events 3 event:0x1 counters:0,1,2,3 um:zero minimum:3000 name:CYCLES : Processor cycles
4 event:0x2 counters:0,1,2,3 um:zero minimum:3000 name:COMPLETED_INSNS : Completed Instructions
5 event:0x3 counters:0,1,2,3 um:zero minimum:3000 name:TBL_BIT_TRANSTNS : TBL Bit Transitions
6 event:0x4 counters:0,1,2,3 um:zero minimum:3000 name:DISPATCHED_INSNS : Dispatched Instructions
7 event:0x5 counters:0,1,2,3 um:zero minimum:3000 name:PROC_PERFMON_EXC : Process Performance Monitor Exception
8 event:0x8 counters:0,1,3 um:zero minimum:3000 name:VPU_INSNS : VPU Instructions Completed
9 event:0x9 counters:0,1,3 um:zero minimum:3000 name:VFPU_INSNS : VFPU Instructions Completed
10 event:0xa counters:0,1,3 um:zero minimum:3000 name:VIU1_INSNS : VIU1 Instructions Completed
11 event:0xb counters:0,1,3 um:zero minimum:3000 name:VIU2_INSNS : VIU2 Instructions Completed
12 event:0xe counters:0,1 um:zero minimum:3000 name:VPU_CYCLES : Cycles a VPU Instructio
    [all...]
  /external/oprofile/events/ppc64/power5+/
unit_masks 3 name:zero type:mandatory default:0x0
  /external/oprofile/events/ppc64/power5++/
unit_masks 3 name:zero type:mandatory default:0x0
  /external/oprofile/events/rtc/
events 3 name:RTC_INTERRUPTS event:0xff counters:0 um:zero minimum:2 : RTC interrupts/sec (rounded up to power of two)
  /external/valgrind/main/massif/tests/
null.c 2 // no div-by-zero errors).

Completed in 164 milliseconds

1 2 34 5 6 7 8 91011>>