/external/clang/test/CodeGen/ |
BasicInstrs.c | 19 _Bool setlt(int X, int Y) { function
|
/external/llvm/test/Transforms/InstCombine/ |
setcc-strength-reduce.ll | 2 ; working. Basically this boils down to converting setlt,gt,le,ge instructions
|
/external/llvm/test/CodeGen/PowerPC/ |
ppc-vaarg-agg.ll | 44 ; with an error like: Cannot select: ch = setlt [ID=6]
|
/external/llvm/test/Transforms/LoopStrengthReduce/ |
dont-hoist-simple-loop-constants.ll | 4 ; The setlt wants to use a value that is incremented one more than the dominant
|
/external/llvm/lib/Target/Hexagon/ |
HexagonSelectCCInfo.td | 43 IntRegs:$fval, SETLT)), 111 // setlt-64 -> setgt-64. 113 DoubleRegs:$fval, SETLT)),
|
HexagonInstrInfoV3.td | 61 (i64 (select (i1 (setlt (i64 DoubleRegs:$src2),
|
/external/llvm/lib/Target/Mips/ |
MicroMipsInstrInfo.td | 112 def SLTi_MM : MMRel, SetCC_I<"slti", setlt, simm16, immSExt16, GPR32Opnd>, 133 def SLT_MM : MMRel, SetCC_R<"slt", setlt, GPR32Opnd>, ADD_FM_MM<0, 0x350>; 261 def BLTZ_MM : MMRel, CBranchZero<"bltz", brtarget_mm, setlt, GPR32Opnd>,
|
Mips16InstrInfo.td | [all...] |
Mips64InstrInfo.td | 76 def SLTi64 : SetCC_I<"slti", setlt, simm16_64, immSExt16, GPR64Opnd>, 100 def SLT64 : SetCC_R<"slt", setlt, GPR64Opnd>, ADD_FM<0, 0x2a>; 183 def BLTZ64 : CBranchZero<"bltz", brtarget, setlt, GPR64Opnd>, BGEZ_FM<1, 0>; 409 def : MipsPat<(brcond (i32 (setlt i64:$lhs, 1)), bb:$dst),
|
Mips32r6InstrInfo.td | 757 def : MipsPat<(setlt f32:$lhs, f32:$rhs), (CMP_LT_S f32:$lhs, f32:$rhs)>, 759 def : MipsPat<(setlt f32:$lhs, f32:$rhs), (CMP_LE_S f32:$lhs, f32:$rhs)>, 777 def : MipsPat<(setlt f64:$lhs, f64:$rhs), (CMP_LT_D f64:$lhs, f64:$rhs)>, 779 def : MipsPat<(setlt f64:$lhs, f64:$rhs), (CMP_LE_D f64:$lhs, f64:$rhs)>, [all...] |
MipsSEISelLowering.cpp | [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/ |
AMDGPUInstructions.td | 67 case ISD::SETLT: return true;}}}]
|
AMDILISelLowering.cpp | 601 ISD::SETLT); 608 ISD::SETLT); 707 SDValue r10 = DAG.getSetCC(DL, OVT, r0, DAG.getConstant(0, OVT), ISD::SETLT); 710 SDValue r11 = DAG.getSetCC(DL, OVT, r1, DAG.getConstant(0, OVT), ISD::SETLT);
|
/external/mesa3d/src/gallium/drivers/radeon/ |
AMDGPUInstructions.td | 67 case ISD::SETLT: return true;}}}]
|
AMDILISelLowering.cpp | 601 ISD::SETLT); 608 ISD::SETLT); 707 SDValue r10 = DAG.getSetCC(DL, OVT, r0, DAG.getConstant(0, OVT), ISD::SETLT); 710 SDValue r11 = DAG.getSetCC(DL, OVT, r1, DAG.getConstant(0, OVT), ISD::SETLT);
|
/external/llvm/utils/emacs/ |
llvm-mode.el | 36 "setne" "seteq" "setlt" "setgt" "setle" "setge") 'words) . font-lock-keyword-face)
|
/external/llvm/lib/Target/PowerPC/ |
PPCInstrInfo.td | [all...] |
PPCISelDAGToDAG.cpp | 603 case ISD::SETLT: return PPC::PRED_LT; 626 case ISD::SETLT: return 0; // Bit #0 = SETOLT 672 case ISD::SETLT: 773 case ISD::SETLT: { 806 case ISD::SETLT: { [all...] |
/external/llvm/lib/CodeGen/ |
Analysis.cpp | 177 case ISD::SETOLT: case ISD::SETULT: return ISD::SETLT; 196 case ICmpInst::ICMP_SLT: return ISD::SETLT;
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
SelectionDAGDumper.cpp | 317 case ISD::SETLT: return "setlt";
|
TargetLowering.cpp | 142 case ISD::SETLT: [all...] |
/external/llvm/lib/Target/R600/ |
AMDGPUISelLowering.cpp | [all...] |
AMDGPUInstructions.td | 78 [{return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;}] 109 def COND_SLT : PatLeaf <(cond), [{return N->get() == ISD::SETLT;}]>;
|
/external/llvm/include/llvm/CodeGen/ |
ISDOpcodes.h | [all...] |
/external/clang/www/demo/ |
index.cgi | 99 $input =~ s@\b(add|sub|mul|div|rem|and|or|xor|setne|seteq|setlt|setgt|setle|setge|phi|tail|call|cast|to|shl|shr|vaarg|vanext|ret|br|switch|invoke|unwind|malloc|alloca|free|load|store|getelementptr|begin|end|true|false|declare|global|constant|const|internal|uninitialized|external|implementation|linkonce|weak|appending|null|to|except|not|target|endian|pointersize|big|little|volatile)\b@<span class="llvm_keyword">$1</span>@g;
|