Home | History | Annotate | Download | only in arm64

Lines Matching refs:dst2

800                          const CPURegister& dst2, const CPURegister& dst3) {
803 ASSERT(!AreAliased(dst0, dst1, dst2, dst3));
804 ASSERT(AreSameSizeAndType(dst0, dst1, dst2, dst3));
807 int count = 1 + dst1.IsValid() + dst2.IsValid() + dst3.IsValid();
810 PopHelper(count, size, dst0, dst1, dst2, dst3);
896 const CPURegister& dst2 = registers.PopLowestIndex();
899 PopHelper(count, size, dst0, dst1, dst2, dst3);
1032 const CPURegister& dst2,
1037 ASSERT(AreSameSizeAndType(dst0, dst1, dst2, dst3));
1044 ASSERT(dst1.IsNone() && dst2.IsNone() && dst3.IsNone());
1048 ASSERT(dst2.IsNone() && dst3.IsNone());
1053 ldr(dst2, MemOperand(StackPointer(), 2 * size));
1061 ldp(dst2, dst3, MemOperand(StackPointer(), 2 * size));
1144 const CPURegister& dst2,
1146 ASSERT(AreSameSizeAndType(dst1, dst2));
1148 Ldp(dst1, dst2, MemOperand(StackPointer(), offset));