Home | History | Annotate | Download | only in CodeGen

Lines Matching refs:acc

247 int8x8_t test_vrsra_n_s8(int8x8_t acc, int8x8_t in) {
250 // CHECK: add <8 x i8> [[TMP]], %acc
251 return vrsra_n_s8(acc, in, 1);
254 int16x4_t test_vrsra_n_s16(int16x4_t acc, int16x4_t in) {
257 // CHECK: add <4 x i16> [[TMP]], %acc
258 return vrsra_n_s16(acc, in, 1);
261 int32x2_t test_vrsra_n_s32(int32x2_t acc, int32x2_t in) {
264 // CHECK: add <2 x i32> [[TMP]], %acc
265 return vrsra_n_s32(acc, in, 1);
268 int64x1_t test_vrsra_n_s64(int64x1_t acc, int64x1_t in) {
271 // CHECK: add <1 x i64> [[TMP]], %acc
272 return vrsra_n_s64(acc, in, 1);
275 int8x16_t test_vrsraq_n_s8(int8x16_t acc, int8x16_t in) {
278 // CHECK: add <16 x i8> [[TMP]], %acc
279 return vrsraq_n_s8(acc, in, 1);
282 int16x8_t test_vrsraq_n_s16(int16x8_t acc, int16x8_t in) {
285 // CHECK: add <8 x i16> [[TMP]], %acc
286 return vrsraq_n_s16(acc, in, 1);
289 int32x4_t test_vrsraq_n_s32(int32x4_t acc, int32x4_t in) {
292 // CHECK: add <4 x i32> [[TMP]], %acc
293 return vrsraq_n_s32(acc, in, 1);
296 int64x2_t test_vrsraq_n_s64(int64x2_t acc, int64x2_t in) {
299 // CHECK: add <2 x i64> [[TMP]], %acc
300 return vrsraq_n_s64(acc, in, 1);
303 uint8x8_t test_vrsra_n_u8(uint8x8_t acc, uint8x8_t in) {
306 // CHECK: add <8 x i8> [[TMP]], %acc
307 return vrsra_n_u8(acc, in, 1);
310 uint16x4_t test_vrsra_n_u16(uint16x4_t acc, uint16x4_t in) {
313 // CHECK: add <4 x i16> [[TMP]], %acc
314 return vrsra_n_u16(acc, in, 1);
317 uint32x2_t test_vrsra_n_u32(uint32x2_t acc, uint32x2_t in) {
320 // CHECK: add <2 x i32> [[TMP]], %acc
321 return vrsra_n_u32(acc, in, 1);
324 uint64x1_t test_vrsra_n_u64(uint64x1_t acc, uint64x1_t in) {
327 // CHECK: add <1 x i64> [[TMP]], %acc
328 return vrsra_n_u64(acc, in, 1);
331 uint8x16_t test_vrsraq_n_u8(uint8x16_t acc, uint8x16_t in) {
334 // CHECK: add <16 x i8> [[TMP]], %acc
335 return vrsraq_n_u8(acc, in, 1);
338 uint16x8_t test_vrsraq_n_u16(uint16x8_t acc, uint16x8_t in) {
341 // CHECK: add <8 x i16> [[TMP]], %acc
342 return vrsraq_n_u16(acc, in, 1);
345 uint32x4_t test_vrsraq_n_u32(uint32x4_t acc, uint32x4_t in) {
348 // CHECK: add <4 x i32> [[TMP]], %acc
349 return vrsraq_n_u32(acc, in, 1);
352 uint64x2_t test_vrsraq_n_u64(uint64x2_t acc, uint64x2_t in) {
355 // CHECK: add <2 x i64> [[TMP]], %acc
356 return vrsraq_n_u64(acc, in, 1);