Home | History | Annotate | Download | only in CodeGen

Lines Matching refs:second

357     SVI->second.Deps.push_back(VNI);
361 if (!SVI->second.hasDef())
370 TinyPtrVector<VNInfo*> *Deps = VNI ? &FirstDeps : &SVI->second.Deps;
373 SibValueInfo &SV = SVI->second;
391 SibValueInfo &DepSV = DepSVI->second;
500 << UseVNI->id << '@' << UseVNI->def << ' ' << SVI->second);
501 return SVI->second.DefMI;
528 SVI->second.DefByOrigPHI = true;
529 SVI->second.AllDefsAreReloads = false;
578 SVI->second.Deps.push_back(PHIs[pi]);
601 SVI->second.KillsSource = SrcQ.isKill();
605 << " kill=" << unsigned(SVI->second.KillsSource) << '\n');
619 SVI->second.DefMI = MI;
620 SVI->second.SpillMBB = MI->getParent();
631 SVI->second.AllDefsAreReloads = false;
639 DEBUG(dbgs() << " traced to:\t" << SVI->second);
640 return SVI->second.DefMI;
693 const SibValueInfo &SVI = I->second;
877 RM.OrigMI = SibI->second.DefMI;
916 MachineOperand &MO = MI->getOperand(Ops[i].second);
1088 unsigned Idx = Ops[i].second;
1166 else if (Ops.front().second == 0)
1289 MachineOperand &MO = Ops[i].first->getOperand(Ops[i].second);
1292 if (!Ops[i].first->isRegTiedToDefOperand(Ops[i].second))
1301 // FIXME: Use a second vreg if instruction has no tied ops.