Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:Const

50   const HexagonSubtarget &Subtarget;
53 const HexagonTargetMachine& TM;
54 DenseMap<const GlobalValue *, unsigned> GlobalAddressUseCountMap;
63 bool hasNumUsesBelowThresGA(SDNode *N) const;
82 const char *getPassName() const override {
88 bool SelectInlineAsmMemoryOperand(const SDValue &Op,
113 bool isConstExtProfitable(SDNode *N) const;
140 bool ImmIsSingleBit(uint32_t v) const {
188 const char *Name = "Hexagon DAG->DAG Pattern Instruction Selection";
399 const GlobalValue* GV =
449 const HexagonInstrInfo *TII =
450 static_cast<const HexagonInstrInfo*>(TM.getInstrInfo());
461 const SDValue Froms[] = { SDValue(LD, 0),
465 const SDValue Tos[] = { SDValue(Result_2, 0),
485 const SDValue Froms[] = { SDValue(LD, 0),
489 const SDValue Tos[] = { SDValue(Result_2, 0),
516 const HexagonInstrInfo *TII =
517 static_cast<const HexagonInstrInfo*>(TM.getInstrInfo());
533 const SDValue Froms[] = { SDValue(LD, 0),
537 const SDValue Tos[] = { SDValue(Result_3, 0),
564 const SDValue Froms[] = { SDValue(LD, 0),
568 const SDValue Tos[] = { SDValue(Result_3, 0), // Load value.
594 const HexagonInstrInfo *TII =
595 static_cast<const HexagonInstrInfo*>(TM.getInstrInfo());
638 const SDValue Froms[] = { SDValue(LD, 0),
642 const SDValue Tos[] = { SDValue(Result, 0),
661 const SDValue Froms[] = { SDValue(LD, 0),
665 const SDValue Tos[] = { SDValue(Result_1, 0),
704 const HexagonInstrInfo *TII =
705 static_cast<const HexagonInstrInfo*>(TM.getInstrInfo());
782 const GlobalValue* GV =
1007 // Shift by const 32
1098 // RHS is const.
1102 SDValue Mul_1 = Shl_0.getOperand(1); // Const
1103 // RHS of mul is const.
1123 SDValue Sub_0 = Shl_0.getOperand(0); // Const 0
1131 SDValue Shl2_1 = Sub_1.getOperand(1); // Const
1221 const HexagonInstrInfo *TII =
1222 static_cast<const HexagonInstrInfo*>(TM.getInstrInfo());
1223 const MCInstrDesc &MCID = TII->get(IntrinsicWithPred);
1224 const TargetRegisterInfo *TRI = TM.getRegisterInfo();
1232 const TargetRegisterClass *RC = TII->getRegClass(MCID, i, TRI, *MF);
1244 // const SDNode for immediate value.
1592 SelectInlineAsmMemoryOperand(const SDValue &Op, char ConstraintCode,
1611 bool HexagonDAGToDAGISel::isConstExtProfitable(SDNode *N) const {
1624 bool HexagonDAGToDAGISel::hasNumUsesBelowThresGA(SDNode *N) const {
1633 DenseMap<const GlobalValue *, unsigned>::const_iterator GI =
1666 ConstantSDNode *Const = dyn_cast<ConstantSDNode>(N1);
1670 if (Const && GA &&
1676 SDLoc(Const),
1679 (uint64_t)Const->getSExtValue());