Home | History | Annotate | Download | only in R600

Lines Matching refs:BIT

165   // We don't have 64-bit shifts. Thus we need either SHX i64 or SHX_PARTS i32
274 .addImm(EOP); // Set End of program bit
919 // Get Value of high bit
939 SDValue BIT = DAG.getConstant(1 << (halfBitWidth - i - 1), HalfVT);
940 SDValue realBIT = DAG.getSelectCC(DL, REM, RHS, BIT, zero, ISD::SETGE);
1290 /// 16 bytes, (4 x 32bit sub-register), but we need to take into account the
1376 // XXX: If we add a 64-bit ZW register class, then we could use a 2 x i32