Home | History | Annotate | Download | only in X86

Lines Matching full:sched

20   X86FoldableSchedWrite Sched = WriteFAdd;
38 let Sched = WriteFAdd in {
52 let Sched = WriteFMul in {
66 let Sched = WriteFDiv in {
81 let Sched = WriteFAdd in {
95 let Sched = WriteFMul in {
109 let Sched = WriteFDiv in {
123 let Sched = WriteVecLogic in
132 let Sched = WriteVecALU in {
142 let Sched = WriteVecIMul in
179 let Sched = WriteMPSAD in
191 let Sched = WriteShuffle in
196 let Sched = WriteVecIMul in
201 let Sched = WriteShuffle in
206 let Sched = WriteMPSAD in
211 let Sched = WriteFBlend in
216 let Sched = WriteBlend in
221 let Sched = WriteFBlend in
241 Sched<[itins.Sched]>;
248 Sched<[itins.Sched.Folded, ReadAfterLd]>;
265 Sched<[itins.Sched]>;
273 Sched<[itins.Sched.Folded, ReadAfterLd]>;
288 Sched<[itins.Sched]>;
296 Sched<[itins.Sched.Folded, ReadAfterLd]>;
310 Sched<[WriteVecLogic]>;
316 Sched<[WriteVecLogicLd, ReadAfterLd]>;
546 IIC_SSE_MOV_S_RR>, Sched<[WriteFShuffle]>;
553 [], IIC_SSE_MOV_S_RR>, Sched<[WriteFShuffle]>;
566 VEX, VEX_LIG, Sched<[WriteStore]>;
576 Sched<[WriteStore]>;
585 IIC_SSE_MOV_S_RM>, VEX, VEX_LIG, Sched<[WriteLoad]>;
589 IIC_SSE_MOV_S_RM>, Sched<[WriteLoad]>;
849 Sched<[WriteFShuffle]>;
854 Sched<[WriteLoad]>;
1190 Sched<[WriteFShuffleLd, ReadAfterLd]>;
1198 Sched<[WriteFShuffleLd, ReadAfterLd]>;
1396 VEX_4V, Sched<[WriteFShuffle]>;
1403 VEX_4V, Sched<[WriteFShuffle]>;
1411 IIC_SSE_MOV_LH>, Sched<[WriteFShuffle]>;
1417 IIC_SSE_MOV_LH>, Sched<[WriteFShuffle]>;
1452 let Sched = WriteCvtI2F in
1457 let Sched = WriteCvtI2F in
1462 let Sched = WriteCvtF2I in
1467 let Sched = WriteCvtF2I in
1472 let Sched = WriteCvtF2I in
1482 itins.rr>, Sched<[itins.Sched]>;
1485 itins.rm>, Sched<[itins.Sched.Folded]>;
1493 [], itins.rr, d>, Sched<[itins.Sched]>;
1496 [], itins.rm, d>, Sched<[itins.Sched.Folded]>;
1505 Sched<[WriteCvtI2F]>;
1510 Sched<[WriteCvtI2FLd, ReadAfterLd]>;
1643 Sched<[itins.Sched]>;
1647 Sched<[itins.Sched.Folded]>;
1659 itins.rr>, Sched<[itins.Sched]>;
1666 itins.rm>, Sched<[itins.Sched.Folded, ReadAfterLd]>;
1823 Sched<[WriteCvtF2F]>;
1830 Sched<[WriteCvtF2FLd, ReadAfterLd]>;
1839 IIC_SSE_CVT_Scalar_RR>, Sched<[WriteCvtF2F]>;
1845 Requires<[UseSSE2, OptForSize]>, Sched<[WriteCvtF2FLd]>;
1854 Sched<[WriteCvtF2F]>;
1861 Sched<[WriteCvtF2FLd, ReadAfterLd]>;
1870 Sched<[WriteCvtF2F]>;
1877 Sched<[WriteCvtF2FLd, ReadAfterLd]>;
1889 Sched<[WriteCvtF2F]>;
1896 Sched<[WriteCvtF2FLd, ReadAfterLd]>;
1915 Requires<[UseSSE2]>, Sched<[WriteCvtF2F]>;
1920 Requires<[UseSSE2, OptForSize]>, Sched<[WriteCvtF2FLd]>;
1939 Sched<[WriteCvtF2F]>;
1946 Sched<[WriteCvtF2FLd, ReadAfterLd]>;
1954 Sched<[WriteCvtF2F]>;
1961 Sched<[WriteCvtF2FLd, ReadAfterLd]>;
1969 IIC_SSE_CVT_PS_RR>, VEX, Sched<[WriteCvtF2I]>;
1974 IIC_SSE_CVT_PS_RM>, VEX, Sched<[WriteCvtF2ILd]>;
1979 IIC_SSE_CVT_PS_RR>, VEX, VEX_L, Sched<[WriteCvtF2I]>;
1984 IIC_SSE_CVT_PS_RM>, VEX, VEX_L, Sched<[WriteCvtF2ILd]>;
1988 IIC_SSE_CVT_PS_RR>, Sched<[WriteCvtF2I]>;
1993 IIC_SSE_CVT_PS_RM>, Sched<[WriteCvtF2ILd]>;
2004 VEX, Sched<[WriteCvtF2I]>;
2013 Sched<[WriteCvtF2ILd]>;
2020 Sched<[WriteCvtF2I]>;
2025 VEX, VEX_L, Sched<[WriteCvtF2ILd]>;
2034 IIC_SSE_CVT_PD_RM>, Sched<[WriteCvtF2ILd]>;
2038 IIC_SSE_CVT_PD_RR>, Sched<[WriteCvtF2I]>;
2046 IIC_SSE_CVT_PS_RR>, VEX, Sched<[WriteCvtF2I]>;
2051 IIC_SSE_CVT_PS_RM>, VEX, Sched<[WriteCvtF2ILd]>;
2056 IIC_SSE_CVT_PS_RR>, VEX, VEX_L, Sched<[WriteCvtF2I]>;
2062 Sched<[WriteCvtF2ILd]>;
2067 IIC_SSE_CVT_PS_RR>, Sched<[WriteCvtF2I]>;
2072 IIC_SSE_CVT_PS_RM>, Sched<[WriteCvtF2ILd]>;
2122 IIC_SSE_CVT_PD_RR>, VEX, Sched<[WriteCvtF2I]>;
2135 IIC_SSE_CVT_PD_RM>, VEX, Sched<[WriteCvtF2ILd]>;
2142 IIC_SSE_CVT_PD_RR>, VEX, VEX_L, Sched<[WriteCvtF2I]>;
2147 IIC_SSE_CVT_PD_RM>, VEX, VEX_L, Sched<[WriteCvtF2ILd]>;
2161 IIC_SSE_CVT_PD_RR>, Sched<[WriteCvtF2I]>;
2167 Sched<[WriteCvtF2ILd]>;
2175 IIC_SSE_CVT_PD_RR>, PS, VEX, Sched<[WriteCvtF2F]>;
2179 IIC_SSE_CVT_PD_RM>, PS, VEX, Sched<[WriteCvtF2FLd]>;
2184 IIC_SSE_CVT_PD_RR>, PS, VEX, VEX_L, Sched<[WriteCvtF2F]>;
2189 IIC_SSE_CVT_PD_RM>, PS, VEX, VEX_L, Sched<[WriteCvtF2FLd]>;
2196 IIC_SSE_CVT_PD_RR>, PS, Sched<[WriteCvtF2F]>;
2200 IIC_SSE_CVT_PD_RM>, PS, Sched<[WriteCvtF2FLd]>;
2208 []>, VEX, Sched<[WriteCvtI2FLd]>;
2213 Sched<[WriteCvtI2F]>;
2219 Sched<[WriteCvtI2FLd]>;
2224 Sched<[WriteCvtI2F]>;
2230 IIC_SSE_CVT_PD_RR>, Sched<[WriteCvtI2FLd]>;
2234 IIC_SSE_CVT_PD_RM>, Sched<[WriteCvtI2F]>;
2251 IIC_SSE_CVT_PD_RR>, VEX, Sched<[WriteCvtF2F]>;
2260 IIC_SSE_CVT_PD_RM>, VEX, Sched<[WriteCvtF2FLd]>;
2267 IIC_SSE_CVT_PD_RR>, VEX, VEX_L, Sched<[WriteCvtF2F]>;
2272 IIC_SSE_CVT_PD_RM>, VEX, VEX_L, Sched<[WriteCvtF2FLd]>;
2279 IIC_SSE_CVT_PD_RR>, Sched<[WriteCvtF2F]>;
2284 IIC_SSE_CVT_PD_RM>, Sched<[WriteCvtF2FLd]>;
2337 itins.rr>, Sched<[itins.Sched]>;
2343 Sched<[itins.Sched.Folded, ReadAfterLd]>;
2349 IIC_SSE_ALU_F32S_RR>, Sched<[itins.Sched]>;
2354 Sched<[itins.Sched.Folded, ReadAfterLd]>;
2388 Sched<[itins.Sched]>;
2394 Sched<[itins.Sched.Folded, ReadAfterLd]>;
2427 Sched<[WriteFAdd]>;
2433 Sched<[WriteFAddLd, ReadAfterLd]>;
2493 Sched<[WriteFAdd]>;
2498 Sched<[WriteFAddLd, ReadAfterLd]>;
2504 asm_alt, [], itins.rr, d>, Sched<[WriteFAdd]>;
2508 Sched<[WriteFAddLd, ReadAfterLd]>;
2585 Sched<[WriteFShuffleLd, ReadAfterLd]>;
2591 Sched<[WriteFShuffle]>;
2673 IIC_SSE_UNPCK, d>, Sched<[WriteFShuffle]>;
2680 Sched<[WriteFShuffleLd, ReadAfterLd]>;
2772 Sched<[WriteVecLogic]>;
2837 Sched<[itins.Sched]>;
2846 Sched<[itins.Sched.Folded, ReadAfterLd]>;
3311 let Sched = WriteFSqrt in {
3329 let Sched = WriteFRcp in {
3347 []>, VEX_4V, VEX_LIG, Sched<[itins.Sched]>;
3354 Sched<[itins.Sched.Folded, ReadAfterLd]>;
3361 Sched<[itins.Sched.Folded, ReadAfterLd]>;
3367 [(set FR32:$dst, (OpNode FR32:$src))]>, Sched<[itins.Sched]>;
3375 Requires<[UseSSE1, OptForSize]>, Sched<[itins.Sched.Folded]>;
3380 Sched<[itins.Sched]>;
3384 Sched<[itins.Sched.Folded]>;
3396 []>, VEX_4V, VEX_LIG, Sched<[itins.Sched]>;
3403 Sched<[itins.Sched.Folded, ReadAfterLd]>;
3410 Sched<[itins.Sched.Folded, ReadAfterLd]>;
3416 [(set FR32:$dst, (OpNode FR32:$src))]>, Sched<[itins.Sched]>;
3424 Requires<[UseSSE1, OptForSize]>, Sched<[itins.Sched.Folded]>;
3429 [], itins.rr>, Sched<[itins.Sched]>;
3434 [], itins.rm>, Sched<[itins.Sched.Folded, ReadAfterLd]>;
3446 itins.rr>, VEX, Sched<[itins.Sched]>;
3451 itins.rm>, VEX, Sched<[itins.Sched.Folded]>;
3456 itins.rr>, VEX, VEX_L, Sched<[itins.Sched]>;
3461 itins.rm>, VEX, VEX_L, Sched<[itins.Sched.Folded]>;
3467 Sched<[itins.Sched]>;
3471 Sched<[itins.Sched.Folded]>;
3484 itins.rr>, VEX, Sched<[itins.Sched]>;
3489 itins.rm>, VEX, Sched<[itins.Sched.Folded]>;
3494 itins.rr>, VEX, VEX_L, Sched<[itins.Sched]>;
3500 itins.rm>, VEX, VEX_L, Sched<[itins.Sched.Folded]>;
3506 itins.rr>, Sched<[itins.Sched]>;
3510 itins.rm>, Sched<[itins.Sched.Folded]>;
3522 []>, VEX_4V, VEX_LIG, Sched<[itins.Sched]>;
3529 Sched<[itins.Sched.Folded, ReadAfterLd]>;
3536 Sched<[itins.Sched.Folded, ReadAfterLd]>;
3543 Sched<[itins.Sched]>;
3548 Requires<[UseSSE2, OptForSize]>, Sched<[itins.Sched.Folded]>;
3553 Sched<[itins.Sched]>;
3557 Sched<[itins.Sched.Folded]>;
3569 itins.rr>, VEX, Sched<[itins.Sched]>;
3574 itins.rm>, VEX, Sched<[itins.Sched.Folded]>;
3579 itins.rr>, VEX, VEX_L, Sched<[itins.Sched]>;
3584 itins.rm>, VEX, VEX_L, Sched<[itins.Sched.Folded]>;
3590 Sched<[itins.Sched]>;
3594 Sched<[itins.Sched.Folded]>;
3819 IIC_SSE_LDMXCSR>, VEX, Sched<[WriteLoad]>;
3822 IIC_SSE_STMXCSR>, VEX, Sched<[WriteStore]>;
3826 IIC_SSE_LDMXCSR>, Sched<[WriteLoad]>;
3829 IIC_SSE_STMXCSR>, Sched<[WriteStore]>;
3970 let Sched = WriteVecIMul in
3990 Sched<[itins.Sched]>;
3997 itins.rm>, Sched<[itins.Sched.Folded, ReadAfterLd]>;
4031 itins.rr>, Sched<[WriteVecShift]>;
4039 Sched<[WriteVecShiftLd, ReadAfterLd]>;
4046 Sched<[WriteVecShift]>;
4062 Sched<[itins.Sched]>;
4070 Sched<[itins.Sched.Folded, ReadAfterLd]>;
4353 IIC_SSE_PSHUF_RI>, VEX, Sched
4361 Sched<[WriteShuffleLd]>;
4371 IIC_SSE_PSHUF_RI>, VEX, VEX_L, Sched<[WriteShuffle]>;
4379 Sched<[WriteShuffleLd]>;
4389 IIC_SSE_PSHUF_RI>, Sched<[WriteShuffle]>;
4397 Sched<[WriteShuffleLd, ReadAfterLd]>;
4436 Sched<[WriteShuffle]>;
4446 Sched<[WriteShuffleLd, ReadAfterLd]>;
4457 Sched<[WriteShuffle]>;
4465 Sched<[WriteShuffleLd, ReadAfterLd]>;
4479 Sched<[WriteShuffle]>;
4489 Sched<[WriteShuffleLd, ReadAfterLd]>;
4500 Sched<[WriteShuffle]>;
4508 Sched<[WriteShuffleLd, ReadAfterLd]>;
4563 IIC_SSE_UNPCK>, Sched<[WriteShuffle]>;
4573 Sched<[WriteShuffleLd, ReadAfterLd]>;
4582 Sched<[WriteShuffle]>;
4588 Sched<[WriteShuffleLd, ReadAfterLd]>;
4666 IIC_SSE_PINSRW>, Sched<[WriteShuffle]>;
4676 Sched<[WriteShuffleLd, ReadAfterLd]>;
4686 Sched<[WriteShuffle]>;
4692 Sched<[WriteShuffleLd, ReadAfterLd]>;
4773 VEX, Sched<[WriteMove]>;
4779 VEX, Sched<[WriteLoad]>;
4784 IIC_SSE_MOVDQ>, VEX, Sched<[WriteMove]>;
4789 IIC_SSE_MOVDQ>, VEX, Sched<[WriteMove]>;
4795 Sched<[WriteMove]>;
4800 IIC_SSE_MOVDQ>, Sched<[WriteLoad]>;
4805 IIC_SSE_MOVDQ>, Sched<[WriteMove]>;
4810 IIC_SSE_MOVDQ>, Sched<[WriteMove]>;
4819 IIC_SSE_MOVDQ>, VEX, Sched<[WriteMove]>;
4825 VEX, Sched<[WriteLoad]>;
4829 IIC_SSE_MOVDQ>, Sched<[WriteMove]>;
4834 IIC_SSE_MOVDQ>, Sched<[WriteLoad]>;
4844 Sched<[WriteMove]>;
4850 VEX, Sched<[WriteStore]>;
4855 Sched<[WriteMove]>;
4860 IIC_SSE_MOVDQ>, Sched<[WriteStore]>;
4900 VEX, Sched<[WriteLoad]>;
4904 IIC_SSE_MOVDQ>, VEX, Sched<[WriteMove]>;
4908 IIC_SSE_MOVDQ>, VEX, Sched<[WriteStore]>;
4913 IIC_SSE_MOVDQ>, Sched<[WriteLoad]>;
4917 IIC_SSE_MOVD_ToGP>, Sched<[WriteMove]>;
4921 IIC_SSE_MOVDQ>, Sched<[WriteStore]>;
4931 IIC_SSE_MOVD_ToGP>, VEX, Sched<[WriteMove]>;
4935 IIC_SSE_MOVDQ>, VEX, Sched<[WriteStore]>;
4939 IIC_SSE_MOVD_ToGP>, Sched<[WriteMove]>;
4943 IIC_SSE_MOVDQ>, Sched<[WriteStore]>;
5080 XS, VEX, Requires<[UseAVX]>, Sched<[WriteLoad]>;
5088 XS, Requires<[UseSSE2]>, Sched<[WriteLoad]>;
5168 IIC_SSE_MOV_LH>, Sched<[WriteFShuffle]>;
5172 IIC_SSE_MOV_LH>, Sched<[WriteLoad]>;
5228 [], IIC_SSE_MOV_LH>, Sched<[WriteFShuffle]>;
5234 IIC_SSE_MOV_LH>, Sched<[WriteLoad]>;
5242 Sched<[WriteFShuffle]>;
5248 Sched<[WriteLoad]>;
5325 Sched<[itins.Sched]>;
5332 Sched<[itins.Sched.Folded, ReadAfterLd]>;
5424 Sched<[WriteFAdd]>;
5431 IIC_SSE_HADDSUB_RM>, Sched<[WriteFAddLd, ReadAfterLd]>;
5440 Sched<[WriteFAdd]>;
5447 IIC_SSE_HADDSUB_RM>, Sched<[WriteFAddLd, ReadAfterLd]>;
5496 Sched<[WriteVecALU]>;
5504 Sched<[WriteVecALULd]>;
5514 Sched<[WriteVecALU]>;
5522 Sched<[WriteVecALULd]>;
5605 let Sched = WriteVecALU in {
5616 let Sched = WriteShuffle in
5620 let Sched = WriteVecALU in
5624 let Sched = WriteVecIMul in
5641 Sched<[itins.Sched]>;
5650 Sched<[itins.Sched.Folded, ReadAfterLd]>;
5664 Sched<[itins.Sched]>;
5673 Sched<[itins.Sched.Folded, ReadAfterLd]>;
5678 X86FoldableSchedWrite Sched> {
5684 Sched<[Sched]>;
5690 Sched<[Sched.Folded, ReadAfterLd]>;
5820 [], IIC_SSE_PALIGNRR>, Sched<[WriteShuffle]>;
5828 [], IIC_SSE_PALIGNRM>, Sched<[WriteShuffleLd, ReadAfterLd]>;
5838 []>, Sched<[WriteShuffle]>;
5844 []>, Sched<[WriteShuffleLd, ReadAfterLd]>;
5925 Sched<[itins.Sched]>;
5931 itins.rm>, Sched<[itins.Sched.Folded]>;
5935 Intrinsic IntId, X86FoldableSchedWrite Sched> {
5938 [(set VR256:$dst, (IntId VR128:$src))]>, Sched<[Sched]>;
5943 Sched<[Sched.Folded]>;
6096 Sched<[itins.Sched]>;
6102 itins.rm>, Sched<[itins.Sched.Folded]>;
6106 Intrinsic IntId, X86FoldableSchedWrite Sched> {
6109 [(set VR256:$dst, (IntId VR128:$src))]>, Sched<[Sched]>;
6115 Sched<[Sched.Folded]>;
6180 X86FoldableSchedWrite Sched> {
6183 [(set VR128:$dst, (IntId VR128:$src))]>, Sched<[Sched]>;
6190 Sched<[Sched.Folded]>;
6194 Intrinsic IntId, X86FoldableSchedWrite Sched> {
6197 [(set VR256:$dst, (IntId VR128:$src))]>, Sched<[Sched]>;
6204 Sched<[Sched.Folded]>;
6480 Sched<[WriteShuffle]>;
6504 []>, Sched<[WriteShuffle]>;
6530 Sched<[WriteShuffle]>;
6553 Sched<[WriteShuffle]>, REX_W;
6578 itins.rr>, Sched<[WriteFBlend]>;
6619 Sched<[WriteShuffle]>;
6628 imm:$src3))]>, Sched<[WriteShuffleLd, ReadAfterLd]>;
6645 Sched<[WriteShuffle]>;
6654 imm:$src3)))]>, Sched<[WriteShuffleLd, ReadAfterLd]>;
6671 Sched<[WriteShuffle]>;
6680 imm:$src3)))]>, Sched<[WriteShuffleLd, ReadAfterLd]>;
6702 Sched<[WriteFShuffle]>;
6713 Sched<[WriteFShuffleLd, ReadAfterLd]>;
6762 IIC_SSE_ROUNDPS_REG>, Sched<[WriteFAdd]>;
6771 IIC_SSE_ROUNDPS_MEM>, Sched<[WriteFAddLd]>;
6781 IIC_SSE_ROUNDPS_REG>, Sched<[WriteFAdd]>;
6790 IIC_SSE_ROUNDPS_REG>, Sched<[WriteFAddLd]>;
6808 []>, Sched<[WriteFAdd]>;
6820 Sched<[WriteFAdd]>;
6832 Sched<[WriteFAddLd, ReadAfterLd]>;
6843 []>, Sched<[WriteFAdd]>;
6855 Sched<[WriteFAdd]>;
6867 Sched<[WriteFAddLd, ReadAfterLd]>;
7014 Sched<[WriteVecLogic]>, VEX;
7018 Sched<[WriteVecLogicLd, ReadAfterLd]>, VEX;
7023 Sched<[WriteVecLogic]>, VEX, VEX_L;
7027 Sched<[WriteVecLogicLd, ReadAfterLd]>, VEX, VEX_L;
7034 Sched<[WriteVecLogic]>;
7038 Sched<[WriteVecLogicLd, ReadAfterLd]>;
7047 Sched<[WriteVecLogic]>, VEX;
7051 Sched<[WriteVecLogicLd, ReadAfterLd]>, VEX;
7075 IIC_SSE_POPCNT_RR>, Sched<[WriteFAdd]>,
7081 Sched<[WriteFAddLd]>, OpSize16, XS;
7086 IIC_SSE_POPCNT_RR>, Sched<[WriteFAdd]>,
7093 Sched<[WriteFAddLd]>, OpSize32, XS;
7098 IIC_SSE_POPCNT_RR>, Sched<[WriteFAdd]>, XS;
7103 Sched<[WriteFAddLd]>, XS;
7111 X86FoldableSchedWrite Sched> {
7116 Sched<[Sched]>;
7122 Sched<[Sched.Folded]>;
7146 itins.rr>, Sched<[itins.Sched]>;
7154 itins.rm>, Sched<[itins.Sched.Folded, ReadAfterLd]>;
7160 X86FoldableSchedWrite Sched> {
7166 Sched<[Sched]>;
7172 Sched<[Sched.Folded, ReadAfterLd]>;
7188 Sched<[itins.Sched]>;
7196 Sched<[itins.Sched.Folded, ReadAfterLd]>;
7213 Sched<[itins.Sched]>;
7221 Sched<[itins.Sched.Folded, ReadAfterLd]>;
7347 Sched<[itins.Sched]>;
7358 Sched<[itins.Sched.Folded, ReadAfterLd]>;
7444 X86FoldableSchedWrite Sched> {
7451 Sched<[Sched]>;
7461 Sched<[Sched.Folded, ReadAfterLd]>;
7699 []>, Sched<[WritePCmpIStrM]>;
7704 []>, Sched<[WritePCmpIStrMLd, ReadAfterLd]>;
7734 []>, Sched<[WritePCmpEStrM]>;
7739 []>, Sched
7769 []>, Sched<[WritePCmpIStrI]>;
7774 []>, Sched<[WritePCmpIStrILd, ReadAfterLd]>;
7805 []>, Sched<[WritePCmpEStrI]>;
7810 []>, Sched<[WritePCmpEStrILd, ReadAfterLd]>;
7833 Sched<[WriteFAdd]>;
7840 IIC_CRC32_MEM>, Sched<[WriteFAddLd, ReadAfterLd]>;
7935 Sched<[WriteAESDecEnc]>;
7943 Sched<[WriteAESDecEncLd, ReadAfterLd]>;
7975 (int_x86_aesni_aesimc VR128:$src1))]>, Sched<[WriteAESIMC]>,
7981 Sched<[WriteAESIMCLd]>, VEX;
7987 (int_x86_aesni_aesimc VR128:$src1))]>, Sched<[WriteAESIMC]>;
7992 Sched<[WriteAESIMCLd]>;
8001 Sched<[WriteAESKeyGen]>, VEX;
8007 Sched<[WriteAESKeyGenLd]>, VEX;
8014 Sched<[WriteAESKeyGen]>;
8020 Sched<[WriteAESKeyGenLd]>;
8032 Sched<[WriteCLMul]>;
8039 Sched<[WriteCLMulLd, ReadAfterLd]>;
8048 IIC_SSE_PCLMULQDQ_RR>, Sched<[WriteCLMul]>;
8056 Sched<[WriteCLMulLd, ReadAfterLd]>;
8130 X86MemOperand x86memop, Intrinsic Int, SchedWrite Sched> :
8133 [(set RC:$dst, (Int addr:$src))]>, Sched<[Sched]>, VEX;
8137 PatFrag ld_frag, SchedWrite Sched> :
8141 Sched<[Sched]>, VEX {
8147 Intrinsic Int, SchedWrite Sched> :
8150 [(set RC:$dst, (Int VR128:$src))]>, Sched<[Sched]>, VEX;
8196 []>, Sched<[WriteFShuffle]>, VEX_4V, VEX_L;
8201 []>, Sched<[WriteFShuffleLd, ReadAfterLd]>, VEX_4V, VEX_L;
8270 []>, Sched<[WriteFShuffle]>, VEX, VEX_L;
8275 []>, Sched<[WriteStore]>, VEX, VEX_L;
8385 Sched<[WriteFShuffle]>;
8391 Sched<[WriteFShuffleLd, ReadAfterLd]>;
8397 Sched<[WriteFShuffle]>;
8403 Sched<[WriteFShuffleLd]>;
8445 Sched<[WriteFShuffle]>;
8451 Sched<[WriteFShuffleLd, ReadAfterLd]>;
8507 T8PD, VEX, Sched<[WriteCvtF2F]>;
8511 Sched<[WriteCvtF2FLd]>;
8519 TAPD, VEX, Sched<[WriteCvtF2F]>;
8570 Sched<[WriteBlend]>, VEX_4V;
8578 Sched<[WriteBlendLd, ReadAfterLd]>, VEX_4V;
8605 Sched<[WriteShuffle]>, VEX;
8610 Sched<[WriteLoad]>, VEX;
8614 Sched<[WriteShuffle256]>, VEX, VEX_L;
8619 Sched<[WriteLoad]>, VEX, VEX_L;
8773 Sched<[WriteFShuffle256]>, VEX_4V, VEX_L;
8781 Sched<[WriteFShuffle256Ld, ReadAfterLd]>, VEX_4V, VEX_L;
8796 Sched<[WriteShuffle256]>, VEX, VEX_L;
8804 Sched<[WriteShuffle256Ld, ReadAfterLd]>, VEX, VEX_L;
8818 (i8 imm:$src3))))]>, Sched<[WriteShuffle256]>,
8825 Sched<[WriteShuffle256Ld, ReadAfterLd]>, VEX_4V, VEX_L;
8854 []>, Sched<[WriteShuffle256]>, VEX_4V, VEX_L;
8859 []>, Sched<[WriteShuffle256Ld, ReadAfterLd]>, VEX_4V, VEX_L;
8909 Sched<[WriteShuffle256]>, VEX, VEX_L;
8914 Sched<[WriteStore]>, VEX, VEX_L;
8999 VEX_4V, Sched<[WriteVarVecShift]>;
9006 VEX_4V, Sched<[WriteVarVecShiftLd, ReadAfterLd]>;
9012 VEX_4V, VEX_L, Sched<[WriteVarVecShift]>;
9019 VEX_4V, VEX_L, Sched<[WriteVarVecShiftLd, ReadAfterLd]>;