Home | History | Annotate | Download | only in radeon

Lines Matching defs:AMDGPUTargetLowering

23 AMDGPUTargetLowering::AMDGPUTargetLowering(TargetMachine &TM) :
48 SDValue AMDGPUTargetLowering::LowerFormalArguments(
64 SDValue AMDGPUTargetLowering::LowerReturn(
79 SDValue AMDGPUTargetLowering::LowerOperation(SDValue Op, SelectionDAG &DAG)
101 SDValue AMDGPUTargetLowering::LowerINTRINSIC_WO_CHAIN(SDValue Op,
149 SDValue AMDGPUTargetLowering::LowerIntrinsicIABS(SDValue Op,
163 SDValue AMDGPUTargetLowering::LowerIntrinsicLRP(SDValue Op,
180 SDValue AMDGPUTargetLowering::LowerUDIVREM(SDValue Op,
291 bool AMDGPUTargetLowering::isHWTrueValue(SDValue Op) const
302 bool AMDGPUTargetLowering::isHWFalseValue(SDValue Op) const
313 SDValue AMDGPUTargetLowering::CreateLiveInRegister(SelectionDAG &DAG,
330 const char* AMDGPUTargetLowering::getTargetNodeName(unsigned Opcode) const