Home | History | Annotate | Download | only in r200

Lines Matching refs:hw

338    if (r200->hw.set.cmd[SET_RE_CNTL] & R200_STIPPLE_ENABLE)
625 rmesa->radeon.hw.max_state_size = 0;
629 rmesa->hw.ATOM.cmd_size = SZ; \
630 rmesa->hw.ATOM.cmd = (GLuint *)CALLOC(SZ * sizeof(int)); \
631 rmesa->hw.ATOM.lastcmd = (GLuint *)CALLOC(SZ * sizeof(int)); \
632 rmesa->hw.ATOM.name = NM; \
633 rmesa->hw.ATOM.idx = IDX; \
635 rmesa->hw.ATOM.check = check_##CHK; \
636 rmesa->radeon.hw.max_state_size += SZ * sizeof(int); \
638 rmesa->hw.ATOM.check = NULL; \
640 rmesa->hw.ATOM.dirty = GL_FALSE; \
648 rmesa->hw.ctx.emit = ctx_emit_cs;
649 rmesa->hw.ctx.check = check_always_ctx;
686 rmesa->hw.tex[i].emit = tex_emit_mm;
694 rmesa->hw.cube[i].emit = cube_emit_cs;
695 rmesa->hw.cube[i].check = check_tex_cube_cs;
752 rmesa->hw.ctx.cmd[CTX_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_PP_MISC);
753 rmesa->hw.ctx.cmd[CTX_CMD_1] = cmdpkt(rmesa, RADEON_EMIT_PP_CNTL);
754 rmesa->hw.ctx.cmd[CTX_CMD_2] = cmdpkt(rmesa, RADEON_EMIT_RB3D_COLORPITCH);
755 rmesa->hw.ctx.cmd[CTX_CMD_3] = cmdpkt(rmesa, R200_EMIT_RB3D_BLENDCOLOR);
756 rmesa->hw.lin.cmd[LIN_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_RE_LINE_PATTERN);
757 rmesa->hw.lin.cmd[LIN_CMD_1] = cmdpkt(rmesa, RADEON_EMIT_SE_LINE_WIDTH);
758 rmesa->hw.msk.cmd[MSK_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_RB3D_STENCILREFMASK);
759 rmesa->hw.vpt.cmd[VPT_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_SE_VPORT_XSCALE);
760 rmesa->hw.set.cmd[SET_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_SE_CNTL);
761 rmesa->hw.msc.cmd[MSC_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_RE_MISC);
762 rmesa->hw.cst.cmd[CST_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_CNTL_X);
763 rmesa->hw.cst.cmd[CST_CMD_1] = cmdpkt(rmesa, R200_EMIT_RB3D_DEPTHXY_OFFSET);
764 rmesa->hw.cst.cmd[CST_CMD_2] = cmdpkt(rmesa, R200_EMIT_RE_AUX_SCISSOR_CNTL);
765 rmesa->hw.cst.cmd[CST_CMD_4] = cmdpkt(rmesa, R200_EMIT_SE_VAP_CNTL_STATUS);
766 rmesa->hw.cst.cmd[CST_CMD_5] = cmdpkt(rmesa, R200_EMIT_RE_POINTSIZE);
767 rmesa->hw.cst.cmd[CST_CMD_6] = cmdpkt(rmesa, R200_EMIT_TCL_INPUT_VTX_VECTOR_ADDR_0);
768 rmesa->hw.tam.cmd[TAM_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TAM_DEBUG3);
769 rmesa->hw.tf.cmd[TF_CMD_0] = cmdpkt(rmesa, R200_EMIT_TFACTOR_0);
770 rmesa->hw.atf.cmd[ATF_CMD_0] = cmdpkt(rmesa, R200_EMIT_ATF_TFACTOR);
771 rmesa->hw.tex[0].cmd[TEX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCTLALL_0);
772 rmesa->hw.tex[0].cmd[TEX_CMD_1_NEWDRM] = cmdpkt(rmesa, R200_EMIT_PP_TXOFFSET_0);
773 rmesa->hw.tex[1].cmd[TEX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCTLALL_1);
774 rmesa->hw.tex[1].cmd[TEX_CMD_1_NEWDRM] = cmdpkt(rmesa, R200_EMIT_PP_TXOFFSET_1);
775 rmesa->hw.tex[2].cmd[TEX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCTLALL_2);
776 rmesa->hw.tex[2].cmd[TEX_CMD_1_NEWDRM] = cmdpkt(rmesa, R200_EMIT_PP_TXOFFSET_2);
777 rmesa->hw.tex[3].cmd[TEX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCTLALL_3);
778 rmesa->hw.tex[3].cmd[TEX_CMD_1_NEWDRM] = cmdpkt(rmesa, R200_EMIT_PP_TXOFFSET_3);
779 rmesa->hw.tex[4].cmd[TEX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCTLALL_4);
780 rmesa->hw.tex[4].cmd[TEX_CMD_1_NEWDRM] = cmdpkt(rmesa, R200_EMIT_PP_TXOFFSET_4);
781 rmesa->hw.tex[5].cmd[TEX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCTLALL_5);
782 rmesa->hw.tex[5].cmd[TEX_CMD_1_NEWDRM] = cmdpkt(rmesa, R200_EMIT_PP_TXOFFSET_5);
783 rmesa->hw.afs[0].cmd[AFS_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_AFS_0);
784 rmesa->hw.afs[1].cmd[AFS_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_AFS_1);
785 rmesa->hw.pvs.cmd[PVS_CMD_0] = cmdpkt(rmesa, R200_EMIT_VAP_PVS_CNTL);
786 rmesa->hw.cube[0].cmd[CUBE_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_FACES_0);
787 rmesa->hw.cube[0].cmd[CUBE_CMD_1] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_OFFSETS_0);
788 rmesa->hw.cube[1].cmd[CUBE_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_FACES_1);
789 rmesa->hw.cube[1].cmd[CUBE_CMD_1] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_OFFSETS_1);
790 rmesa->hw.cube[2].cmd[CUBE_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_FACES_2);
791 rmesa->hw.cube[2].cmd[CUBE_CMD_1] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_OFFSETS_2);
792 rmesa->hw.cube[3].cmd[CUBE_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_FACES_3);
793 rmesa->hw.cube[3].cmd[CUBE_CMD_1] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_OFFSETS_3);
794 rmesa->hw.cube[4].cmd[CUBE_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_FACES_4);
795 rmesa->hw.cube[4].cmd[CUBE_CMD_1] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_OFFSETS_4);
796 rmesa->hw.cube[5].cmd[CUBE_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_FACES_5);
797 rmesa->hw.cube[5].cmd[CUBE_CMD_1] = cmdpkt(rmesa, R200_EMIT_PP_CUBIC_OFFSETS_5);
798 hw.pix[0].cmd[PIX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCBLEND_0);
799 rmesa->hw.pix[1].cmd[PIX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCBLEND_1);
800 rmesa->hw.pix[2].cmd[PIX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCBLEND_2);
801 rmesa->hw.pix[3].cmd[PIX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCBLEND_3);
802 rmesa->hw.pix[4].cmd[PIX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCBLEND_4);
803 rmesa->hw.pix[5].cmd[PIX_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TXCBLEND_5);
804 rmesa->hw.zbs.cmd[ZBS_CMD_0] = cmdpkt(rmesa, RADEON_EMIT_SE_ZBIAS_FACTOR);
805 rmesa->hw.tcl.cmd[TCL_CMD_0] = cmdpkt(rmesa, R200_EMIT_TCL_LIGHT_MODEL_CTL_0);
806 rmesa->hw.tcl.cmd[TCL_CMD_1] = cmdpkt(rmesa, R200_EMIT_TCL_UCP_VERT_BLEND_CTL);
807 rmesa->hw.tcg.cmd[TCG_CMD_0] = cmdpkt(rmesa, R200_EMIT_TEX_PROC_CTL_2);
808 rmesa->hw.msl.cmd[MSL_CMD_0] = cmdpkt(rmesa, R200_EMIT_MATRIX_SELECT_0);
809 rmesa->hw.vap.cmd[VAP_CMD_0] = cmdpkt(rmesa, R200_EMIT_VAP_CTL);
810 rmesa->hw.vtx.cmd[VTX_CMD_0] = cmdpkt(rmesa, R200_EMIT_VTX_FMT_0);
811 rmesa->hw.vtx.cmd[VTX_CMD_1] = cmdpkt(rmesa, R200_EMIT_OUTPUT_VTX_COMP_SEL);
812 rmesa->hw.vtx.cmd[VTX_CMD_2] = cmdpkt(rmesa, R200_EMIT_SE_VTX_STATE_CNTL);
813 rmesa->hw.vte.cmd[VTE_CMD_0] = cmdpkt(rmesa, R200_EMIT_VTE_CNTL);
814 rmesa->hw.prf.cmd[PRF_CMD_0] = cmdpkt(rmesa, R200_EMIT_PP_TRI_PERF_CNTL);
815 rmesa->hw.spr.cmd[SPR_CMD_0] = cmdpkt(rmesa, R200_EMIT_TCL_POINT_SPRITE_CNTL);
817 rmesa->hw.sci.cmd[SCI_CMD_1] = CP_PACKET0(R200_RE_TOP_LEFT, 0);
818 rmesa->hw.sci.cmd[SCI_CMD_2] = CP_PACKET0(R200_RE_WIDTH_HEIGHT, 0);
820 rmesa->hw.stp.cmd[STP_CMD_0] = CP_PACKET0(RADEON_RE_STIPPLE_ADDR, 0);
821 rmesa->hw.stp.cmd[STP_DATA_0] = 0;
822 rmesa->hw.stp.cmd[STP_CMD_1] = CP_PACKET0_ONE(RADEON_RE_STIPPLE_DATA, 31);
824 rmesa->hw.mtl[0].emit = mtl_emit;
825 rmesa->hw.mtl[1].emit = mtl_emit;
827 rmesa->hw.vpi[0].emit = veclinear_emit;
828 rmesa->hw.vpi[1].emit = veclinear_emit;
829 rmesa->hw.vpp[0].emit = veclinear_emit;
830 rmesa->hw.vpp[1].emit = veclinear_emit;
832 rmesa->hw.grd.emit = scl_emit;
833 rmesa->hw.fog.emit = vec_emit;
834 rmesa->hw.glt.emit = vec_emit;
835 rmesa->hw.eye.emit = vec_emit;
838 rmesa->hw.mat[i].emit = vec_emit;
841 rmesa->hw.lit[i].emit = lit_emit;
844 rmesa->hw.ucp[i].emit = vec_emit;
846 rmesa->hw.ptp.emit = ptp_emit;
848 rmesa->hw.mtl[0].cmd[MTL_CMD_0] =
850 rmesa->hw.mtl[0].cmd[MTL_CMD_1] =
852 rmesa->hw.mtl[1].cmd[MTL_CMD_0] =
854 rmesa->hw.mtl[1].cmd[MTL_CMD_1] =
857 rmesa->hw.vpi[0].cmd[VPI_CMD_0] =
859 rmesa->hw.vpi[1].cmd[VPI_CMD_0] =
861 rmesa->hw.vpp[0].cmd[VPP_CMD_0] =
863 rmesa->hw.vpp[1].cmd[VPP_CMD_0] =
866 rmesa->hw.grd.cmd[GRD_CMD_0] =
868 rmesa->hw.fog.cmd[FOG_CMD_0] =
870 rmesa->hw.glt.cmd[GLT_CMD_0] =
872 rmesa->hw.eye.cmd[EYE_CMD_0] =
875 rmesa->hw.mat[R200_MTX_MV].cmd[MAT_CMD_0] =
877 rmesa->hw.mat[R200_MTX_IMV].cmd[MAT_CMD_0] =
879 rmesa->hw.mat[R200_MTX_MVP].cmd[MAT_CMD_0] =
881 rmesa->hw.mat[R200_MTX_TEX0].cmd[MAT_CMD_0] =
883 rmesa->hw.mat[R200_MTX_TEX1].cmd[MAT_CMD_0] =
885 rmesa->hw.mat[R200_MTX_TEX2].cmd[MAT_CMD_0] =
887 rmesa->hw.mat[R200_MTX_TEX3].cmd[MAT_CMD_0] =
889 rmesa->hw.mat[R200_MTX_TEX4].cmd[MAT_CMD_0] =
891 rmesa->hw.mat[R200_MTX_TEX5].cmd[MAT_CMD_0] =
895 rmesa->hw.lit[i].cmd[LIT_CMD_0] =
897 rmesa->hw.lit[i].cmd[LIT_CMD_1] =
902 rmesa->hw.ucp[i].cmd[UCP_CMD_0] =
906 rmesa->hw.ptp.cmd[PTP_CMD_0] =
908 rmesa->hw.ptp.cmd[PTP_CMD_1] =
913 rmesa->hw.ctx.cmd[CTX_PP_MISC] = (R200_ALPHA_TEST_PASS
916 rmesa->hw.ctx.cmd[CTX_PP_FOG_COLOR] = (R200_FOG_VERTEX |
919 rmesa->hw.ctx.cmd[CTX_RE_SOLID_COLOR] = 0x00000000;
921 rmesa->hw.ctx.cmd[CTX_RB3D_BLENDCNTL] = (R200_COMB_FCN_ADD_CLAMP |
925 rmesa->hw.ctx.cmd[CTX_RB3D_BLENDCOLOR] = 0x00000000;
926 rmesa->hw.ctx.cmd[CTX_RB3D_ABLENDCNTL] = (R200_COMB_FCN_ADD_CLAMP |
929 rmesa->hw.ctx.cmd[CTX_RB3D_CBLENDCNTL] = (R200_COMB_FCN_ADD_CLAMP |
933 rmesa->hw.ctx.cmd[CTX_RB3D_DEPTHOFFSET] =
936 rmesa->hw.ctx.cmd[CTX_RB3D_DEPTHPITCH] =
942 rmesa->hw.ctx.cmd[CTX_RB3D_DEPTHPITCH] |= R200_DEPTH_HYPERZ;
944 rmesa->hw.ctx.cmd[CTX_RB3D_ZSTENCILCNTL] = (R200_Z_TEST_LESS |
952 rmesa->hw.ctx.cmd[CTX_RB3D_ZSTENCILCNTL] |= R200_Z_COMPRESSION_ENABLE |
955 rmesa->hw.ctx.cmd[CTX_RB3D_ZSTENCILCNTL] |= RADEON_Z_HIERARCHY_ENABLE;*/
958 rmesa->hw.ctx.cmd[CTX_PP_CNTL] = (R200_ANTI_ALIAS_NONE
963 rmesa->hw.ctx.cmd[CTX_RB3D_CNTL] |= R200_DITHER_INIT;
966 rmesa->hw.ctx.cmd[CTX_RB3D_CNTL] |= R200_SCALE_DITHER_ENABLE;
976 rmesa->hw.ctx.cmd[CTX_RB3D_CNTL] |= R200_DITHER_ENABLE;
978 rmesa->hw.ctx.cmd[CTX_RB3D_CNTL] |= rmesa->radeon.state.color.roundEnable;
980 rmesa->hw.prf.cmd[PRF_PP_TRI_PERF] = R200_TRI_CUTOFF_MASK - R200_TRI_CUTOFF_MASK *
982 rmesa->hw.prf.cmd[PRF_PP_PERF_CNTL] = 0;
984 rmesa->hw.set.cmd[SET_SE_CNTL] = (R200_FFACE_CULL_CCW |
997 rmesa->hw.set.cmd[SET_RE_CNTL] = (R200_PERSPECTIVE_ENABLE |
1000 rmesa->hw.lin.cmd[LIN_RE_LINE_PATTERN] = ((1 << 16) | 0xffff);
1002 rmesa->hw.lin.cmd[LIN_RE_LINE_STATE] =
1006 rmesa->hw.lin.cmd[LIN_SE_LINE_WIDTH] = (1 << 4);
1008 rmesa->hw.msk.cmd[MSK_RB3D_STENCILREFMASK] =
1013 rmesa->hw.msk.cmd[MSK_RB3D_ROPCNTL] = R200_ROP_COPY;
1014 rmesa->hw.msk.cmd[MSK_RB3D_PLANEMASK] = 0xffffffff;
1016 rmesa->hw.tam.cmd[TAM_DEBUG3] = 0;
1018 rmesa->hw.msc.cmd[MSC_RE_MISC] =
1024 rmesa->hw.cst.cmd[CST_PP_CNTL_X] = 0;
1025 rmesa->hw.cst.cmd[CST_RB3D_DEPTHXY_OFFSET] = 0;
1026 rmesa->hw.cst.cmd[CST_RE_AUX_SCISSOR_CNTL] = 0x0;
1027 rmesa->hw.cst.cmd[CST_SE_VAP_CNTL_STATUS] =
1036 rmesa->hw.cst.cmd[CST_SE_VAP_CNTL_STATUS] |= (1<<8);
1039 rmesa->hw.cst.cmd[CST_RE_POINTSIZE] =
1041 rmesa->hw.cst.cmd[CST_SE_TCL_INPUT_VTX_0] =
1043 rmesa->hw.cst.cmd[CST_SE_TCL_INPUT_VTX_1] =
1046 rmesa->hw.cst.cmd[CST_SE_TCL_INPUT_VTX_2] =
1051 rmesa->hw.cst.cmd[CST_SE_TCL_INPUT_VTX_3] =
1056 rmesa->hw.vpt.cmd[VPT_SE_VPORT_XSCALE] = 0x00000000;
1057 rmesa->hw.vpt.cmd[VPT_SE_VPORT_XOFFSET] = 0x00000000;
1058 rmesa->hw.vpt.cmd[VPT_SE_VPORT_YSCALE] = 0x00000000;
1059 rmesa->hw.vpt.cmd[VPT_SE_VPORT_YOFFSET] = 0x00000000;
1060 rmesa->hw.vpt.cmd[VPT_SE_VPORT_ZSCALE] = 0x00000000;
1061 rmesa->hw.vpt.cmd[VPT_SE_VPORT_ZOFFSET] = 0x00000000;
1064 rmesa->hw.tex[i].cmd[TEX_PP_TXFILTER] = R200_BORDER_MODE_OGL;
1065 rmesa->hw.tex[i].cmd[TEX_PP_TXFORMAT] =
1069 rmesa->hw.tex[i].cmd[TEX_PP_BORDER_COLOR] = 0;
1070 rmesa->hw.tex[i].cmd[TEX_PP_TXFORMAT_X] =
1073 rmesa->hw.tex[i].cmd[TEX_PP_TXOFFSET_NEWDRM] =
1075 rmesa->hw.tex[i].cmd[TEX_PP_CUBIC_FACES] = 0;
1076 rmesa->hw.tex[i].cmd[TEX_PP_TXMULTI_CTL] = 0;
1078 rmesa->hw.cube[i].cmd[CUBE_PP_CUBIC_FACES] = 0;
1079 rmesa->hw.cube[i].cmd[CUBE_PP_CUBIC_OFFSET_F1] =
1081 rmesa->hw.cube[i].cmd[CUBE_PP_CUBIC_OFFSET_F2] =
1083 rmesa->hw.cube[i].cmd[CUBE_PP_CUBIC_OFFSET_F3] =
1085 rmesa->hw.cube[i].cmd[CUBE_PP_CUBIC_OFFSET_F4] =
1087 rmesa->hw.cube[i].cmd[CUBE_PP_CUBIC_OFFSET_F5] =
1090 rmesa->hw.pix[i].cmd[PIX_PP_TXCBLEND] =
1096 rmesa->hw.pix[i].cmd[PIX_PP_TXCBLEND2] =
1102 rmesa->hw.pix[i].cmd[PIX_PP_TXABLEND] =
1108 rmesa->hw.pix[i].cmd[PIX_PP_TXABLEND2] =
1115 rmesa->hw.tf.cmd[TF_TFACTOR_0] = 0;
1116 rmesa->hw.tf.cmd[TF_TFACTOR_1] = 0;
1117 rmesa->hw.tf.cmd[TF_TFACTOR_2] = 0;
1118 rmesa->hw.tf.cmd[TF_TFACTOR_3] = 0;
1119 rmesa->hw.tf.cmd[TF_TFACTOR_4] = 0;
1120 rmesa->hw.tf.cmd[TF_TFACTOR_5] = 0;
1122 rmesa->hw.vap.cmd[VAP_SE_VAP_CNTL] =
1126 rmesa->hw.vte.cmd[VTE_SE_VTE_CNTL] =
1138 rmesa->hw.vtx.cmd[VTX_VTXFMT_0] = 0;
1139 rmesa->hw.vtx.cmd[VTX_VTXFMT_1] = 0;
1140 rmesa->hw.vtx.cmd[VTX_TCL_OUTPUT_VTXFMT_0] =
1143 rmesa->hw.vtx.cmd[VTX_TCL_OUTPUT_VTXFMT_1] = 0;
1144 rmesa->hw.vtx.cmd[VTX_TCL_OUTPUT_COMPSEL] = (R200_OUTPUT_XYZW);
1145 rmesa->hw.vtx.cmd[VTX_STATE_CNTL] = R200_VSC_UPDATE_USER_COLOR_0_ENABLE;
1149 rmesa->hw.msl.cmd[MSL_MATRIX_SELECT_0] =
1152 rmesa->hw.msl.cmd[MSL_MATRIX_SELECT_1] =
1155 rmesa->hw.msl.cmd[MSL_MATRIX_SELECT_2] =
1158 rmesa->hw.msl.cmd[MSL_MATRIX_SELECT_3] =
1164 rmesa->hw.msl.cmd[MSL_MATRIX_SELECT_4] =
1170 rmesa->hw.tcl.cmd[TCL_LIGHT_MODEL_CTL_0] =
1177 rmesa->hw.tcl.cmd[TCL_LIGHT_MODEL_CTL_1] =
1187 rmesa->hw.tcl.cmd[TCL_PER_LIGHT_CTL_0] = 0; /* filled in via callbacks */
1188 rmesa->hw.tcl.cmd[TCL_PER_LIGHT_CTL_1] = 0;
1189 rmesa->hw.tcl.cmd[TCL_PER_LIGHT_CTL_2] = 0;
1190 rmesa->hw.tcl.cmd[TCL_PER_LIGHT_CTL_3] = 0;
1192 rmesa->hw.tcl.cmd[TCL_UCP_VERT_BLEND_CTL] =
1197 rmesa->hw.tcg.cmd[TCG_TEX_PROC_CTL_2] = 0x00ffffff;
1198 rmesa->hw.tcg.cmd[TCG_TEX_PROC_CTL_3] =
1205 rmesa->hw.tcg.cmd[TCG_TEX_PROC_CTL_0] = 0;
1206 rmesa->hw.tcg.cmd[TCG_TEX_PROC_CTL_1] =
1213 rmesa->hw.tcg.cmd[TCG_TEX_CYL_WRAP_CTL] = 0;
1219 *(float *)&(rmesa->hw.lit[i].cmd[LIT_RANGE_CUTOFF]) = FLT_MAX;
1234 *(float *)&(rmesa->hw.lit[i].cmd[LIT_ATTEN_XXX]) = 0.0;
1253 rmesa->hw.grd.cmd[GRD_VERT_GUARD_CLIP_ADJ] = IEEE_ONE;
1254 rmesa->hw.grd.cmd[GRD_VERT_GUARD_DISCARD_ADJ] = IEEE_ONE;
1255 rmesa->hw.grd.cmd[GRD_HORZ_GUARD_CLIP_ADJ] = IEEE_ONE;
1256 rmesa->hw.grd.cmd[GRD_HORZ_GUARD_DISCARD_ADJ] = IEEE_ONE;
1258 rmesa->hw.eye.cmd[EYE_X] = 0;
1259 rmesa->hw.eye.cmd[EYE_Y] = 0;
1260 rmesa->hw.eye.cmd[EYE_Z] = IEEE_ONE;
1261 rmesa->hw.eye.cmd[EYE_RESCALE_FACTOR] = IEEE_ONE;
1263 rmesa->hw.spr.cmd[SPR_POINT_SPRITE_CNTL] =
1270 rmesa->hw.ptp.cmd[PTP_EYE_X] = 0;
1271 rmesa->hw.ptp.cmd[PTP_EYE_Y] = 0;
1272 rmesa->hw.ptp.cmd[PTP_EYE_Z] = IEEE_ONE | 0x80000000; /* -1.0 */
1273 rmesa->hw.ptp.cmd[PTP_EYE_3] = 0;
1276 rmesa->hw.ptp.cmd[PTP_VPORT_SCALE_0] = IEEE_ONE;
1277 rmesa->hw.ptp.cmd[PTP_VPORT_SCALE_1] = IEEE_ONE;
1278 rmesa->hw.ptp.cmd[PTP_VPORT_SCALE_PTSIZE] = IEEE_ONE;
1279 rmesa->hw.ptp.cmd[PTP_VPORT_SCALE_3] = IEEE_ONE;
1280 rmesa->hw.ptp.cmd[PTP_ATT_CONST_QUAD] = 0;
1281 rmesa->hw.ptp.cmd[PTP_ATT_CONST_LIN] = 0;
1282 rmesa->hw.ptp.cmd[PTP_ATT_CONST_CON] = IEEE_ONE;
1283 rmesa->hw.ptp.cmd[PTP_ATT_CONST_3] = 0;
1284 rmesa->hw.ptp.cmd[PTP_CLAMP_MIN] = IEEE_ONE;
1285 rmesa->hw.ptp.cmd[PTP_CLAMP_MAX] = 0x44ffe000; /* 2047 */
1286 rmesa->hw.ptp.cmd[PTP_CLAMP_2] = 0;
1287 rmesa->hw.ptp.cmd[PTP_CLAMP_3] = 0;
1295 rmesa->radeon.hw.all_dirty = GL_TRUE;