Home | History | Annotate | Download | only in a64

Lines Matching refs:src3

756                           const CPURegister& src2, const CPURegister& src3) {
758 VIXL_ASSERT(AreSameSizeAndType(src0, src1, src2, src3));
761 int count = 1 + src1.IsValid() + src2.IsValid() + src3.IsValid();
765 PushHelper(count, size, src0, src1, src2, src3);
799 const CPURegister& src3 = registers.PopHighestIndex();
801 PushHelper(count, size, src0, src1, src2, src3);
854 const CPURegister& src3) {
858 VIXL_ASSERT(AreSameSizeAndType(src0, src1, src2, src3));
865 VIXL_ASSERT(src1.IsNone() && src2.IsNone() && src3.IsNone());
869 VIXL_ASSERT(src2.IsNone() && src3.IsNone());
873 VIXL_ASSERT(src3.IsNone());
881 stp(src3, src2, MemOperand(StackPointer(), -4 * size, PreIndex));