HomeSort by relevance Sort by last modified time
    Searched refs:REG_DEF0_USE01 (Results 1 - 3 of 3) sorted by null

  /art/compiler/dex/quick/arm/
assemble_arm.cc 86 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES | USES_CCODES,
105 kFmtUnused, -1, -1, IS_BINARY_OP | REG_DEF0_USE01,
109 kFmtUnused, -1, -1, IS_BINARY_OP | REG_DEF0_USE01,
113 kFmtUnused, -1, -1, IS_BINARY_OP | REG_DEF0_USE01,
130 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
140 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
153 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
211 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
266 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES,
276 IS_BINARY_OP | REG_DEF0_USE01 | SETS_CCODES
    [all...]
  /art/compiler/dex/quick/x86/
assemble_x86.cc 220 { kX86Cmov32RRC, kRegRegCond, IS_TERTIARY_OP | REG_DEF0_USE01 | USES_CCODES, { 0, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc32RR", "!2c !0r,!1r" },
221 { kX86Cmov64RRC, kRegRegCond, IS_TERTIARY_OP | REG_DEF0_USE01 | USES_CCODES, { REX_W, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc64RR", "!2c !0r,!1r" },
223 { kX86Cmov32RMC, kRegMemCond, IS_QUAD_OP | IS_LOAD | REG_DEF0_USE01 | USES_CCODES, { 0, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc32RM", "!3c !0r,[!1r+!2d]" },
224 { kX86Cmov64RMC, kRegMemCond, IS_QUAD_OP | IS_LOAD | REG_DEF0_USE01 | USES_CCODES, { REX_W, 0, 0x0F, 0x40, 0, 0, 0, 0, false }, "Cmovcc64RM", "!3c !0r,[!1r+!2d]" },
    [all...]
  /art/compiler/dex/quick/
mir_to_lir.h 119 #define REG_DEF0_USE01 (REG_DEF0 | REG_USE01)
    [all...]

Completed in 36 milliseconds