OpenGrok
Home
Sort by relevance
Sort by last modified time
Full Search
Definition
Symbol
File Path
History
|
|
Help
Searched
refs:createVirtualRegister
(Results
1 - 25
of
73
) sorted by null
1
2
3
/external/llvm/lib/Target/NVPTX/
NVPTXFrameLowering.cpp
49
unsigned LocalReg = MRI.
createVirtualRegister
(&NVPTX::Int64RegsRegClass);
58
unsigned LocalReg = MRI.
createVirtualRegister
(&NVPTX::Int32RegsRegClass);
/external/llvm/lib/Target/Mips/
MipsMachineFunction.cpp
90
return GlobalBaseReg = MF.getRegInfo().
createVirtualRegister
(RC);
103
return Mips16SPAliasReg = MF.getRegInfo().
createVirtualRegister
(RC);
Mips16ISelDAGToDAG.cpp
80
V0 = RegInfo.
createVirtualRegister
(RC);
81
V1 = RegInfo.
createVirtualRegister
(RC);
82
V2 = RegInfo.
createVirtualRegister
(RC);
MipsISelLowering.cpp
[
all
...]
MipsSEFrameLowering.cpp
135
unsigned VR = MRI.
createVirtualRegister
(RC);
155
unsigned VR = MRI.
createVirtualRegister
(RC);
178
unsigned VR0 = MRI.
createVirtualRegister
(RC);
179
unsigned VR1 = MRI.
createVirtualRegister
(RC);
208
unsigned VR0 = MRI.
createVirtualRegister
(RC);
209
unsigned VR1 = MRI.
createVirtualRegister
(RC);
245
unsigned VR0 = MRI.
createVirtualRegister
(RC);
246
unsigned VR1 = MRI.
createVirtualRegister
(RC);
MipsSERegisterInfo.cpp
172
unsigned Reg = RegInfo.
createVirtualRegister
(RC);
MipsSEISelLowering.cpp
[
all
...]
/external/llvm/lib/Target/R600/
SIMachineFunctionInfo.cpp
33
unsigned VGPR = MRI.
createVirtualRegister
(&AMDGPU::VReg_32RegClass);
SIInstrInfo.cpp
772
unsigned Reg = MRI.
createVirtualRegister
(VRC);
787
unsigned NewSuperReg = MRI.
createVirtualRegister
(SuperRC);
788
unsigned SubReg = MRI.
createVirtualRegister
(SubRC);
833
unsigned LoDst = MRI.
createVirtualRegister
(&AMDGPU::SGPR_32RegClass);
834
unsigned HiDst = MRI.
createVirtualRegister
(&AMDGPU::SGPR_32RegClass);
835
unsigned Dst = MRI.
createVirtualRegister
(RC);
[
all
...]
/external/llvm/lib/Target/PowerPC/
PPCRegisterInfo.cpp
305
unsigned Reg = MF.getRegInfo().
createVirtualRegister
(LP64 ? G8RC : GPRC);
329
NegSizeReg = MF.getRegInfo().
createVirtualRegister
(G8RC);
337
NegSizeReg = MF.getRegInfo().
createVirtualRegister
(G8RC);
354
NegSizeReg = MF.getRegInfo().
createVirtualRegister
(GPRC);
362
NegSizeReg = MF.getRegInfo().
createVirtualRegister
(GPRC);
404
unsigned Reg = MF.getRegInfo().
createVirtualRegister
(LP64 ? G8RC : GPRC);
416
Reg = MF.getRegInfo().
createVirtualRegister
(LP64 ? G8RC : GPRC);
448
unsigned Reg = MF.getRegInfo().
createVirtualRegister
(LP64 ? G8RC : GPRC);
460
Reg = MF.getRegInfo().
createVirtualRegister
(LP64 ? G8RC : GPRC);
521
unsigned Reg = MF.getRegInfo().
createVirtualRegister
(LP64 ? G8RC : GPRC)
[
all
...]
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/radeon/
R600ISelLowering.cpp
120
unsigned NewAddr = MRI.
createVirtualRegister
(
122
unsigned ShiftValue = MRI.
createVirtualRegister
(
157
unsigned t0 = MRI.
createVirtualRegister
(&AMDGPU::R600_Reg128RegClass);
158
unsigned t1 = MRI.
createVirtualRegister
(&AMDGPU::R600_Reg128RegClass);
179
unsigned t0 = MRI.
createVirtualRegister
(AMDGPU::R600_Reg128RegisterClass);
180
unsigned t1 = MRI.
createVirtualRegister
(AMDGPU::R600_Reg128RegisterClass);
SIAssignInterpRegs.cpp
113
unsigned virt_reg = MRI.
createVirtualRegister
(&AMDGPU::VReg_32RegClass);
SIISelLowering.cpp
152
unsigned tmp = MRI.
createVirtualRegister
(&AMDGPU::VReg_32RegClass);
153
unsigned M0 = MRI.
createVirtualRegister
(&AMDGPU::M0RegRegClass);
189
unsigned M0 = MRI.
createVirtualRegister
(&AMDGPU::M0RegRegClass);
/external/llvm/lib/Target/ARM/
A15SDOptimizer.cpp
429
unsigned Out = MRI->
createVirtualRegister
(QPR ? &ARM::QPRRegClass :
449
unsigned Out = MRI->
createVirtualRegister
(TRC);
465
unsigned Out = MRI->
createVirtualRegister
(&ARM::QPRRegClass);
484
unsigned Out = MRI->
createVirtualRegister
(&ARM::DPRRegClass);
500
unsigned Out = MRI->
createVirtualRegister
(&ARM::DPR_VFP2RegClass);
516
unsigned Out = MRI->
createVirtualRegister
(&ARM::DPRRegClass);
ARMInstrInfo.cpp
124
MF.getRegInfo().
createVirtualRegister
(&ARM::rGPRRegClass);
/external/mesa3d/src/gallium/drivers/radeon/
R600ISelLowering.cpp
120
unsigned NewAddr = MRI.
createVirtualRegister
(
122
unsigned ShiftValue = MRI.
createVirtualRegister
(
157
unsigned t0 = MRI.
createVirtualRegister
(&AMDGPU::R600_Reg128RegClass);
158
unsigned t1 = MRI.
createVirtualRegister
(&AMDGPU::R600_Reg128RegClass);
179
unsigned t0 = MRI.
createVirtualRegister
(AMDGPU::R600_Reg128RegisterClass);
180
unsigned t1 = MRI.
createVirtualRegister
(AMDGPU::R600_Reg128RegisterClass);
SIAssignInterpRegs.cpp
113
unsigned virt_reg = MRI.
createVirtualRegister
(&AMDGPU::VReg_32RegClass);
SIISelLowering.cpp
152
unsigned tmp = MRI.
createVirtualRegister
(&AMDGPU::VReg_32RegClass);
153
unsigned M0 = MRI.
createVirtualRegister
(&AMDGPU::M0RegRegClass);
189
unsigned M0 = MRI.
createVirtualRegister
(&AMDGPU::M0RegRegClass);
/external/llvm/lib/Target/AArch64/
AArch64AdvSIMDScalarPass.cpp
321
Src0 = MRI->
createVirtualRegister
(&AArch64::FPR64RegClass);
326
Src1 = MRI->
createVirtualRegister
(&AArch64::FPR64RegClass);
333
unsigned Dst = MRI->
createVirtualRegister
(&AArch64::FPR64RegClass);
AArch64CleanupLocalDynamicTLSPass.cpp
121
*TLSBaseAddrReg = RegInfo.
createVirtualRegister
(&AArch64::GPR64RegClass);
/external/llvm/lib/CodeGen/SelectionDAG/
InstrEmitter.cpp
175
VRBase = MRI->
createVirtualRegister
(DstRC);
264
VRBase = MRI->
createVirtualRegister
(RC);
290
VReg = MRI->
createVirtualRegister
(RC);
333
unsigned NewVReg = MRI->
createVirtualRegister
(DstRC);
454
unsigned NewReg = MRI->
createVirtualRegister
(RC);
501
VRBase = MRI->
createVirtualRegister
(TRC);
515
VRBase = MRI->
createVirtualRegister
(TRC);
547
VRBase = MRI->
createVirtualRegister
(SRC);
588
unsigned NewVReg = MRI->
createVirtualRegister
(DstRC);
605
unsigned NewVReg = MRI->
createVirtualRegister
(TRI->getAllocatableClass(RC))
[
all
...]
/external/llvm/lib/Target/SystemZ/
SystemZISelLowering.cpp
716
unsigned VReg = MRI.
createVirtualRegister
(RC);
[
all
...]
SystemZRegisterInfo.cpp
101
MF.getRegInfo().
createVirtualRegister
(&SystemZ::ADDR64BitRegClass);
/external/llvm/lib/Target/Hexagon/
HexagonHardwareLoops.cpp
784
unsigned SubR = MRI->
createVirtualRegister
(IntRC);
810
unsigned AddR = MRI->
createVirtualRegister
(IntRC);
831
unsigned LsrR = MRI->
createVirtualRegister
(IntRC);
[
all
...]
/external/llvm/lib/CodeGen/
LiveRangeEdit.cpp
35
unsigned VReg = MRI.
createVirtualRegister
(MRI.getRegClass(OldReg));
44
unsigned VReg = MRI.
createVirtualRegister
(MRI.getRegClass(OldReg));
396
// MachineRegisterInfo::
createVirtualRegister
.
Completed in 4431 milliseconds
1
2
3