HomeSort by relevance Sort by last modified time
    Searched refs:dY0r (Results 1 - 11 of 11) sorted by null

  /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/arm64/
ComplexToRealFixup.S 89 #define dY0r v14.2s
134 fadd dY0r,dX0r,dX0i // F(0) = ((Z0.r+Z0.i) , 0)
139 st1 {dY0r},[argDst],step
225 fsub dY0r,dT0,dX0i // F(1)
229 st2 {dY0r,dY0i},[argDst],step
armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_s.S 100 #define dY0r v4.2s
238 fadd dY0r,dT0,dX0i // F(1)
242 st2 {dY0r,dY0i},[pOut1],step
  /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/
armSP_FFTInv_CCSToR_S32_preTwiddleRadix2_unsafe_s.S 116 #define dY0r D4.S32
262 VHADD dY0r,dT0,dX0i @// F(1)
265 VADD dY0r,dT0,dX0i @// F(1)
270 VST2 {dY0r,dY0i},[pOut1],step
omxSP_FFTFwd_RToCCS_F32_Sfs_s.S 112 #define dY0r d14.f32
277 VADD dY0r,dX0r,dX0i @// F(0) = ((Z0.r+Z0.i) , 0)
282 VST1 dY0r,[argDst],step
363 VSUB dY0r,dT0,dX0i @// F(1)
367 VST2 {dY0r,dY0i},[argDst],step
armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_unsafe_s.S 109 #define dY0r D4.F32
251 VADD dY0r,dT0,dX0i @// F(1)
255 VST2 {dY0r,dY0i},[pOut1],step
omxSP_FFTFwd_RToCCS_S32_Sfs_s.S 126 #define dY0r d14.s32
419 VADD dY0r,dX0r,dX0i @// F(0) = ((Z0.r+Z0.i) , 0)
424 VST1 dY0r,[argDst],step
505 VSUB dY0r,dT0,dX0i @// F(1)
509 VST2 {dY0r,dY0i},[argDst],step
armSP_FFTInv_CCSToR_S16_preTwiddleRadix2_unsafe_s.S 101 #define dY0r D4.S16
233 VHADD dY0r,dT0,dX0i @ F(1)
236 VADD dY0r,dT0,dX0i @ F(1)
242 VST2 {dY0r,dY0i},[pOut1],step
359 VHADD dY0r,dT0,dX0i @ F(1)
362 VADD dY0r,dT0,dX0i @ F(1)
366 VST2 {dY0r[0],dY0i[0]},[pOut1]!
367 VST2 {dY0r[1],dY0i[1]},[pOut1],step
omxSP_FFTFwd_RToCCS_S16_Sfs_s.S 119 #define dY0r d14.s16
433 VADD dY0r,dX0r,dX0i @ F(0) = ((Z0.r+Z0.i) , 0)
502 VSUB dY0r,dT0,dX0i @ F(1)
508 VST2 {dY0r,dY0i},[argDst],step
530 VADD dY0r,dX0r,dX0i @ F(0) = ((Z0.r+Z0.i) , 0)
607 VSUB dY0r,dT0,dX0i @ F(1)
610 VST2 {dY0r[0],dY0i[0]},[argDst]!
611 VST2 {dY0r[1],dY0i[1]},[argDst],step
omxSP_FFTInv_CCSToR_F32_Sfs_s.S 118 #define dY0r D4.F32
omxSP_FFTInv_CCSToR_S32_Sfs_s.S 135 #define dY0r D4.S32
omxSP_FFTInv_CCSToR_S16_Sfs_s.S 110 #define dY0r D4.S32

Completed in 137 milliseconds