/external/libpcap/Win32/Include/arpa/ |
nameser.h | 260 unsigned rd: 1; /* recursion desired */ member in struct:__anon28374 269 unsigned rd :1; /* recursion desired */ member in struct:__anon28374
|
/external/mesa3d/src/gallium/winsys/radeon/drm/ |
radeon_drm_cs.c | 200 enum radeon_bo_domain rd, 204 *added_domains = (rd | wd) & ~(reloc->read_domains | reloc->write_domain); 206 reloc->read_domains |= rd; 256 enum radeon_bo_domain rd = usage & RADEON_USAGE_READ ? domains : 0; local 263 update_reloc_domains(reloc, rd, wd, added_domains); 272 update_reloc_domains(reloc, rd, wd, added_domains); 301 reloc->read_domains = rd; 310 *added_domains = rd | wd;
|
/frameworks/av/media/libstagefright/codecs/amrnb/common/include/ |
basic_op_arm_gcc_v5.h | 341 register Word32 rd = L_var2_lo; local 362 : "r"(ra), "r"(rd)
|
/prebuilts/gcc/darwin-x86/mips/mips64el-linux-android-4.9/lib/gcc/mips64el-linux-android/4.9/include-fixed/arpa/ |
nameser_compat.h | 118 unsigned rd: 1; /* recursion desired */ member in struct:__anon43969 128 unsigned rd :1; /* recursion desired */ member in struct:__anon43969
|
/prebuilts/gcc/linux-x86/mips/mips64el-linux-android-4.9/lib/gcc/mips64el-linux-android/4.9/include-fixed/arpa/ |
nameser_compat.h | 118 unsigned rd: 1; /* recursion desired */ member in struct:__anon50943 128 unsigned rd :1; /* recursion desired */ member in struct:__anon50943
|
/prebuilts/ndk/9/platforms/android-19/arch-arm64/usr/include/arpa/ |
nameser_compat.h | 109 unsigned rd: 1; /* recursion desired */ member in struct:__anon73928 119 unsigned rd :1; /* recursion desired */ member in struct:__anon73928
|
/prebuilts/ndk/9/platforms/android-19/arch-mips64/usr/include/arpa/ |
nameser_compat.h | 109 unsigned rd: 1; /* recursion desired */ member in struct:__anon75226 119 unsigned rd :1; /* recursion desired */ member in struct:__anon75226
|
/prebuilts/ndk/9/platforms/android-19/arch-x86_64/usr/include/arpa/ |
nameser_compat.h | 109 unsigned rd: 1; /* recursion desired */ member in struct:__anon76536 119 unsigned rd :1; /* recursion desired */ member in struct:__anon76536
|
/external/chromium_org/third_party/libaddressinput/src/java/src/com/android/i18n/addressinput/ |
FormController.java | 231 RegionData rd = new RegionData.Builder() local 235 results.add(rd); 249 RegionData rd = local 254 results.add(rd);
|
/external/clang/test/SemaCXX/ |
references.cpp | 36 double& rd = d; // rd refers to d local
|
/art/disassembler/ |
disassembler_mips.cc | 62 { kRTypeMask | (0x1f << 11), 9 | (31 << 11), "jalr", "S", }, // rd = 31 is implicit. 176 uint32_t rd = (instruction >> 11) & 0x1f; // R-type. local 204 case 'D': args << 'r' << rd; break; local 205 case 'd': args << 'f' << rd; break; local
|
/external/chromium_org/third_party/libwebp/enc/ |
frame.c | 300 const VP8ModeScore* const rd) { 313 VP8SetResidualCoeffs(rd->y_dc_levels, &res); 325 VP8SetResidualCoeffs(rd->y_ac_levels[x + y * 4], &res); 337 VP8SetResidualCoeffs(rd->uv_levels[ch * 2 + x + y * 2], &res); 354 const VP8ModeScore* const rd) { 363 VP8SetResidualCoeffs(rd->y_dc_levels, &res); 375 VP8SetResidualCoeffs(rd->y_ac_levels[x + y * 4], &res); 386 VP8SetResidualCoeffs(rd->uv_levels[ch * 2 + x + y * 2], &res); 401 static int RecordTokens(VP8EncIterator* const it, const VP8ModeScore* const rd, 411 VP8SetResidualCoeffs(rd->y_dc_levels, &res) [all...] |
cost.c | 613 int VP8GetCostLuma16(VP8EncIterator* const it, const VP8ModeScore* const rd) { 623 VP8SetResidualCoeffs(rd->y_dc_levels, &res); 631 VP8SetResidualCoeffs(rd->y_ac_levels[x + y * 4], &res); 639 int VP8GetCostUV(VP8EncIterator* const it, const VP8ModeScore* const rd) { 652 VP8SetResidualCoeffs(rd->uv_levels[ch * 2 + x + y * 2], &res);
|
/external/ksoap2/ksoap2-j2se/src/main/java/org/ksoap2/transport/ |
HttpTransportSE.java | 248 int rd = is.read(buf, 0, 8192); local 249 if (rd == -1) { 252 bos.write(buf, 0, rd);
|
/external/webp/src/enc/ |
frame.c | 300 const VP8ModeScore* const rd) { 313 VP8SetResidualCoeffs(rd->y_dc_levels, &res); 325 VP8SetResidualCoeffs(rd->y_ac_levels[x + y * 4], &res); 337 VP8SetResidualCoeffs(rd->uv_levels[ch * 2 + x + y * 2], &res); 354 const VP8ModeScore* const rd) { 363 VP8SetResidualCoeffs(rd->y_dc_levels, &res); 375 VP8SetResidualCoeffs(rd->y_ac_levels[x + y * 4], &res); 386 VP8SetResidualCoeffs(rd->uv_levels[ch * 2 + x + y * 2], &res); 401 static int RecordTokens(VP8EncIterator* const it, const VP8ModeScore* const rd, 411 VP8SetResidualCoeffs(rd->y_dc_levels, &res) [all...] |
cost.c | 613 int VP8GetCostLuma16(VP8EncIterator* const it, const VP8ModeScore* const rd) { 623 VP8SetResidualCoeffs(rd->y_dc_levels, &res); 631 VP8SetResidualCoeffs(rd->y_ac_levels[x + y * 4], &res); 639 int VP8GetCostUV(VP8EncIterator* const it, const VP8ModeScore* const rd) { 652 VP8SetResidualCoeffs(rd->uv_levels[ch * 2 + x + y * 2], &res);
|
/external/mdnsresponder/mDNSCore/ |
DNSCommon.c | 176 const RDataBody2 *const rd = (RDataBody2 *)rd1; local 185 case kDNSType_A: mDNS_snprintf(buffer+length, RemSpc, "%.4a", &rd->ipv4); break; 189 case kDNSType_PTR: mDNS_snprintf(buffer+length, RemSpc, "%##s", rd->name.c); break; 192 rd->soa.mname.c, rd->soa.rname.c, 193 rd->soa.serial, rd->soa.refresh, rd->soa.retry, rd->soa.expire, rd->soa.min) 1396 const RDataBody2 *const rd = (RDataBody2 *)rr->rdata->u.data; local [all...] |
/external/chromium_org/v8/src/mips/ |
macro-assembler-mips.cc | 632 void MacroAssembler::Addu(Register rd, Register rs, const Operand& rt) { 634 addu(rd, rs, rt.rm()); 637 addiu(rd, rs, rt.imm32_); 642 addu(rd, rs, at); 648 void MacroAssembler::Subu(Register rd, Register rs, const Operand& rt) { 650 subu(rd, rs, rt.rm()); 653 addiu(rd, rs, -rt.imm32_); // No subiu instr, use addiu(x, y, -imm). 658 subu(rd, rs, at); 664 void MacroAssembler::Mul(Register rd, Register rs, const Operand& rt) { 668 mflo(rd); [all...] |
/external/chromium_org/third_party/libvpx/source/libvpx/vp8/common/x86/ |
subpixel_sse2.asm | 111 paddsw xmm4, [GLOBAL(rd)] 235 paddsw xmm4, [GLOBAL(rd)] 288 paddsw xmm4, [GLOBAL(rd)] 355 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 493 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 612 paddsw xmm4, [GLOBAL(rd)] 727 paddsw xmm4, [GLOBAL(rd)] 777 paddsw xmm4, [GLOBAL(rd)] 836 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 1371 rd: label [all...] |
/external/chromium_org/v8/src/arm/ |
simulator-arm.cc | 2019 int rd = rn; \/\/ Remap the rn field to the Rd register. local 2026 int rd = instr->RdValue(); local 2084 int rd = instr->RdValue(); local 2239 int rd = instr->RdValue(); local 2265 int rd = instr->RdValue(); local 2488 int rd = instr->RdValue(); local 2552 int rd = instr->RdValue(); local [all...] |
/external/libvpx/libvpx/vp8/common/x86/ |
subpixel_sse2.asm | 111 paddsw xmm4, [GLOBAL(rd)] 235 paddsw xmm4, [GLOBAL(rd)] 288 paddsw xmm4, [GLOBAL(rd)] 355 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 493 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 612 paddsw xmm4, [GLOBAL(rd)] 727 paddsw xmm4, [GLOBAL(rd)] 777 paddsw xmm4, [GLOBAL(rd)] 836 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 1371 rd: label [all...] |
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp8/common/x86/ |
subpixel_sse2.asm | 111 paddsw xmm4, [GLOBAL(rd)] 235 paddsw xmm4, [GLOBAL(rd)] 288 paddsw xmm4, [GLOBAL(rd)] 355 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 493 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 612 paddsw xmm4, [GLOBAL(rd)] 727 paddsw xmm4, [GLOBAL(rd)] 777 paddsw xmm4, [GLOBAL(rd)] 836 movdqa xmm7, XMMWORD PTR [GLOBAL(rd)] 1371 rd: label [all...] |
/external/chromium_org/third_party/mesa/src/src/gallium/drivers/nvc0/codegen/ |
nv50_ir_emit_nvc0.cpp | 322 if ((s == 2) && ((code[0] & 0x7) == 2)) // LIMM: 3rd src == dst 1840 } rd, wr; member in struct:nv50_ir::SchedDataCalculator::RegScores [all...] |
/external/llvm/lib/Target/Sparc/Disassembler/ |
SparcDisassembler.cpp | 273 unsigned rd = fieldFromInstruction(insn, 25, 5); local 285 status = DecodeRD(MI, rd, Address, Decoder); 305 status = DecodeRD(MI, rd, Address, Decoder); 389 unsigned rd = fieldFromInstruction(insn, 25, 5); local 399 // Decode RD. 400 DecodeStatus status = DecodeIntRegsRegisterClass(MI, rd, Address, Decoder); 451 unsigned rd = fieldFromInstruction(insn, 25, 5); local 461 // Decode RD. 462 DecodeStatus status = DecodeIntRegsRegisterClass(MI, rd, Address, Decoder);
|
/external/mesa3d/src/gallium/drivers/nvc0/codegen/ |
nv50_ir_emit_nvc0.cpp | 322 if ((s == 2) && ((code[0] & 0x7) == 2)) // LIMM: 3rd src == dst 1840 } rd, wr; member in struct:nv50_ir::SchedDataCalculator::RegScores [all...] |