Home | History | Annotate | Download | only in arm

Lines Matching refs:shift_amount

1475   int shift_amount = mir_graph_->ConstantValue(rl_shift) & 0x3f;
1476 if (shift_amount == 0) {
1488 if (shift_amount == 1) {
1491 } else if (shift_amount == 32) {
1494 } else if (shift_amount > 31) {
1495 OpRegRegImm(kOpLsl, rl_result.reg.GetHigh(), rl_src.reg.GetLow(), shift_amount - 32);
1498 OpRegRegImm(kOpLsl, rl_result.reg.GetHigh(), rl_src.reg.GetHigh(), shift_amount);
1500 EncodeShift(kArmLsr, 32 - shift_amount));
1501 OpRegRegImm(kOpLsl, rl_result.reg.GetLow(), rl_src.reg.GetLow(), shift_amount);
1506 if (shift_amount == 32) {
1509 } else if (shift_amount > 31) {
1510 OpRegRegImm(kOpAsr, rl_result.reg.GetLow(), rl_src.reg.GetHigh(), shift_amount - 32);
1514 OpRegRegImm(kOpLsr, t_reg, rl_src.reg.GetLow(), shift_amount);
1516 EncodeShift(kArmLsl, 32 - shift_amount));
1518 OpRegRegImm(kOpAsr, rl_result.reg.GetHigh(), rl_src.reg.GetHigh(), shift_amount);
1523 if (shift_amount == 32) {
1526 } else if (shift_amount > 31) {
1527 OpRegRegImm(kOpLsr, rl_result.reg.GetLow(), rl_src.reg.GetHigh(), shift_amount - 32);
1531 OpRegRegImm(kOpLsr, t_reg, rl_src.reg.GetLow(), shift_amount);
1533 EncodeShift(kArmLsl, 32 - shift_amount));
1535 OpRegRegImm(kOpLsr, rl_result.reg.GetHigh(), rl_src.reg.GetHigh(), shift_amount);