Home | History | Annotate | Download | only in arm64

Lines Matching refs:shift_amount

338 Operand::Operand(Register reg, Shift shift, unsigned shift_amount)
343       shift_amount_(shift_amount) {
344   DCHECK(reg.Is64Bits() || (shift_amount < kWRegSizeInBits));
345   DCHECK(reg.Is32Bits() || (shift_amount < kXRegSizeInBits));
350 Operand::Operand(Register reg, Extend extend, unsigned shift_amount)
355       shift_amount_(shift_amount) {
357   DCHECK(shift_amount <= 4);
426 unsigned Operand::shift_amount() const {
470                        unsigned shift_amount)
472     shift_(NO_SHIFT), extend_(extend), shift_amount_(shift_amount) {
485                        unsigned shift_amount)
487     shift_(shift), extend_(NO_EXTEND), shift_amount_(shift_amount) {
507     shift_amount_ = offset.shift_amount();
521     shift_amount_ = offset.shift_amount();
558       return Operand(regoffset(), shift(), shift_amount());
560       return Operand(regoffset(), extend(), shift_amount());
1170 Instr Assembler::ImmShiftLS(unsigned shift_amount) {
1171   DCHECK(is_uint1(shift_amount));
1172   return shift_amount << ImmShiftLS_offset;