Home | History | Annotate | Download | only in ARM

Lines Matching defs:setflags

600            ALUWritePC(result); // setflags is always FALSE here
603 if setflags then
659 ALUWritePC(result); // setflags is always FALSE here
662 if setflags then
724 ALUWritePC(result); // setflags is always FALSE here
727 if setflags then
741 bool setflags;
746 setflags = false;
753 setflags = true;
760 setflags = BitIsSet(opcode, 20);
761 // if setflags && (BadReg(d) || BadReg(m)) then UNPREDICTABLE;
762 if (setflags && (BadReg(Rd) || BadReg(Rm)))
764 // if !setflags && (d == 15 || m == 15 || (d == 13 && m == 13)) then UNPREDICTABLE;
765 if (!setflags && (Rd == 15 || Rm == 15 || (Rd == 13 && Rm == 13)))
771 setflags = BitIsSet(opcode, 20);
774 if (Rd == 15 && setflags)
791 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags))
810 ALUWritePC(result); // setflags is always FALSE here
813 if setflags then
826 // for setflags == false, this value is a don't care
828 bool setflags;
832 setflags = !InITBlock();
840 setflags = BitIsSet(opcode, 20);
849 // d = UInt(Rd); setflags = FALSE; imm32 = ZeroExtend(imm4:i:imm3:imm8, 32);
851 setflags = false;
865 // d = UInt(Rd); setflags = (S == ?1?); (imm32, carry) = ARMExpandImm_C(imm12, APSR.C);
867 setflags = BitIsSet (opcode, 20);
871 if ((Rd == 15) && setflags)
878 // d = UInt(Rd); setflags = FALSE; imm32 = ZeroExtend(imm4:imm12, 32);
880 setflags = false;
901 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
923 if setflags then
937 bool setflags;
943 // d = UInt(Rdm); n = UInt(Rn); m = UInt(Rdm); setflags = !InITBlock();
947 setflags = !InITBlock();
956 // d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = FALSE;
960 setflags = false;
969 // d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == '1');
973 setflags = BitIsSet (opcode, 20);
1017 // if setflags then
1018 if (setflags)
1050 ALUWritePC(result); // setflags is always FALSE here
1053 if setflags then
1066 bool setflags;
1070 setflags = BitIsSet(opcode, 20);
1075 setflags = BitIsSet(opcode, 20);
1079 if (Rd == 15 && setflags)
1092 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
1111 ALUWritePC(result); // setflags is always FALSE here
1114 if setflags then
1128 bool setflags;
1134 setflags = !InITBlock();
1143 setflags = BitIsSet(opcode, 20);
1152 setflags = BitIsSet(opcode, 20);
1173 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
1287 ALUWritePC(result); // setflags is always FALSE here
1290 if setflags then
1307 //bool setflags = false; // Add this back if/when support eEncodingT3 eEncodingA1
1311 // d = UInt(Rd); setflags = FALSE; imm32 = ZeroExtend(imm8:'00', 32);
1318 // d = 13; setflags = FALSE; imm32 = ZeroExtend(imm7:'00', 32);
1347 //if (setflags)
1372 ALUWritePC(result); // setflags is always FALSE here
1375 if setflags then
1697 ALUWritePC(result); // setflags is always FALSE here
1700 if setflags then
1749 ALUWritePC(result); // setflags is always FALSE here
1752 if setflags then
1803 ALUWritePC(result); // setflags is always FALSE here
1806 if setflags then
1822 bool setflags;
1827 setflags = false;
1832 setflags = BitIsSet(opcode, 20);
1834 if (Rd == 15 && setflags)
1836 if (Rd == 15 && !setflags)
1841 setflags = false;
1848 setflags = BitIsSet(opcode, 20);
1852 if (Rd == 15 && setflags)
1874 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
2454 if setflags then
2467 bool setflags;
2475 // d = UInt(Rd); n = UInt(Rn); setflags = !InITBlock(); imm32 = ZeroExtend(imm3, 32);
2478 setflags = !InITBlock();
2484 // d = UInt(Rdn); n = UInt(Rdn); setflags = !InITBlock(); imm32 = ZeroExtend(imm8, 32);
2487 setflags = !InITBlock();
2495 // d = UInt(Rd); n = UInt(Rn); setflags = (S == '1'); imm32 = ThumbExpandImm(i:imm3:imm8);
2498 setflags = BitIsSet (opcode, 20);
2511 // d = UInt(Rd); n = UInt(Rn); setflags = FALSE; imm32 = ZeroExtend(i:imm3:imm8, 32);
2514 setflags = false;
2545 //if setflags then
2550 if (!WriteCoreRegOptionalFlags (context, res.result, d, setflags, res.carry_out, res.overflow))
2568 ALUWritePC(result); // setflags is always FALSE here
2571 if setflags then
2584 bool setflags;
2590 setflags = BitIsSet(opcode, 20);
2610 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
2628 ALUWritePC(result); // setflags is always FALSE here
2631 if setflags then
2645 bool setflags;
2652 setflags = !InITBlock();
2659 setflags = false;
2671 setflags = BitIsSet(opcode, 20);
2701 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
2965 ALUWritePC(result); // setflags is always FALSE here
2968 if setflags then
2992 if setflags then
3014 ALUWritePC(result); // setflags is always FALSE here
3017 if setflags then
3041 if setflags then
3063 ALUWritePC(result); // setflags is always FALSE here
3066 if setflags then
3090 if setflags then
3112 ALUWritePC(result); // setflags is always FALSE here
3115 if setflags then
3139 if setflags then
3163 ALUWritePC(result); // setflags is always FALSE here
3166 if setflags then
3193 bool setflags;
3213 setflags = !InITBlock();
3224 setflags = BitIsSet(opcode, 20);
3232 setflags = BitIsSet(opcode, 20);
3260 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
3282 bool setflags;
3288 setflags = !InITBlock();
3294 setflags = BitIsSet(opcode, 20);
3302 setflags = BitIsSet(opcode, 20);
3331 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
5241 ALUWritePC(result); // setflags is always FALSE here
5244 if setflags then
5257 bool setflags;
5263 setflags = BitIsSet(opcode, 20);
5271 setflags = BitIsSet(opcode, 20);
5274 if (Rd == 15 && setflags)
5292 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
5311 ALUWritePC(result); // setflags is always FALSE here
5314 if setflags then
5328 bool setflags;
5334 setflags = !InITBlock();
5342 setflags = BitIsSet(opcode, 20);
5351 setflags = BitIsSet(opcode, 20);
5354 if (Rd == 15 && setflags)
5380 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
5462 ALUWritePC(result); // setflags is always FALSE here
5465 if setflags then
5478 bool setflags;
5485 setflags = BitIsSet(opcode, 20);
5488 if (Rd == 15 && setflags)
5490 if (Rd == 13 || (Rd == 15 && !setflags) || BadReg(Rn))
5496 setflags = BitIsSet(opcode, 20);
5499 if (Rd == 15 && setflags)
5517 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
5536 ALUWritePC(result); // setflags is always FALSE here
5539 if setflags then
5553 bool setflags;
5560 setflags = !InITBlock();
5568 setflags = BitIsSet(opcode, 20);
5571 if (Rd == 15 && setflags)
5573 if (Rd == 13 || (Rd == 15 && !setflags) || BadReg(Rn) || BadReg(Rm))
5580 setflags = BitIsSet(opcode, 20);
5583 if (Rd == 15 && setflags)
5609 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
5627 ALUWritePC(result); // setflags is always FALSE here
5630 if setflags then
5643 bool setflags;
5650 setflags = BitIsSet(opcode, 20);
5658 setflags = BitIsSet(opcode, 20);
5662 if (Rd == 15 && setflags)
5680 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
5699 ALUWritePC(result); // setflags is always FALSE here
5702 if setflags then
5716 bool setflags;
5723 setflags = !InITBlock();
5731 setflags = BitIsSet(opcode, 20);
5740 setflags = BitIsSet(opcode, 20);
5744 if (Rd == 15 && setflags)
5770 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
8261 ALUWritePC(result); // setflags is always FALSE here
8264 if setflags then
8277 bool setflags;
8284 setflags = BitIsSet(opcode, 20);
8287 if (Rd == 15 && setflags)
8289 if (Rd == 13 || (Rd == 15 && !setflags) || BadReg(Rn))
8295 setflags = BitIsSet(opcode, 20);
8299 if (Rd == 15 && setflags)
8317 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
8336 ALUWritePC(result); // setflags is always FALSE here
8339 if setflags then
8353 bool setflags;
8360 setflags = !InITBlock();
8368 setflags = BitIsSet(opcode, 20);
8371 if (Rd == 15 && setflags)
8373 if (Rd == 13 || (Rd == 15 && !setflags) || BadReg(Rn) || BadReg(Rm))
8380 setflags = BitIsSet(opcode, 20);
8384 if (Rd == 15 && setflags)
8410 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
8428 ALUWritePC(result); // setflags is always FALSE here
8431 if setflags then
8444 bool setflags;
8451 setflags = BitIsSet(opcode, 20);
8462 setflags = BitIsSet(opcode, 20);
8465 if (Rd == 15 && setflags)
8483 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
8502 ALUWritePC(result); // setflags is always FALSE here
8505 if setflags then
8519 bool setflags;
8526 setflags = !InITBlock();
8534 setflags = BitIsSet(opcode, 20);
8546 setflags = BitIsSet(opcode, 20);
8549 if (Rd == 15 && setflags)
8575 if (!WriteCoreRegOptionalFlags(context, result, Rd, setflags, carry))
8592 ALUWritePC(result); // setflags is always FALSE here
8595 if setflags then
8606 bool setflags;
8612 setflags = !InITBlock();
8618 setflags = BitIsSet(opcode, 20);
8626 setflags = BitIsSet(opcode, 20);
8630 if (Rd == 15 && setflags)
8647 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
8665 ALUWritePC(result); // setflags is always FALSE here
8668 if setflags then
8680 bool setflags;
8688 setflags = BitIsSet(opcode, 20);
8698 setflags = BitIsSet(opcode, 20);
8702 if (Rd == 15 && setflags)
8726 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
8744 ALUWritePC(result); // setflags is always FALSE here
8747 if setflags then
8758 bool setflags;
8764 setflags = BitIsSet(opcode, 20);
8768 if (Rd == 15 && setflags)
8785 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
8804 ALUWritePC(result); // setflags is always FALSE here
8807 if setflags then
8819 bool setflags;
8827 setflags = BitIsSet(opcode, 20);
8831 if (Rd == 15 && setflags)
8855 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
8873 ALUWritePC(result); // setflags is always FALSE here
8876 if setflags then
8887 bool setflags;
8893 setflags = BitIsSet(opcode, 20);
8901 setflags = BitIsSet(opcode, 20);
8905 if (Rd == 15 && setflags)
8922 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
8941 ALUWritePC(result); // setflags is always FALSE here
8944 if setflags then
8956 bool setflags;
8963 setflags = !InITBlock();
8971 setflags = BitIsSet(opcode, 20);
8980 setflags = BitIsSet(opcode, 20);
8984 if (Rd == 15 && setflags)
9008 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
9025 if setflags then
9036 bool setflags;
9042 setflags = !InITBlock();
9047 setflags = !InITBlock();
9053 setflags = BitIsSet(opcode, 20);
9057 if (Rd == 15 && setflags)
9065 if (Rd == 13 || (Rd == 15 && !setflags) || Rn == 15)
9071 setflags = BitIsSet(opcode, 20);
9099 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
9116 ALUWritePC(result); // setflags is always FALSE here
9119 if setflags then
9130 bool setflags;
9136 setflags = BitIsSet(opcode, 20);
9140 if (Rn == 15 && !setflags)
9148 if (Rd == 15 && setflags)
9165 if (!WriteCoreRegOptionalFlags(context, res.result, Rd, setflags, res.carry_out, res.overflow))
9436 ALUWritePC(result); // setflags is always FALSE here
9439 if setflags then
9452 bool setflags;
9459 // d = UInt(Rd); m = UInt(Rm); setflags = (S == ?1?);
9462 setflags = BitIsSet (opcode, 20);
9477 // d = UInt(Rd); m = UInt(Rm); setflags = (S == ?1?);
9480 setflags = BitIsSet (opcode, 20);
9483 if (d == 15 && setflags)
9518 if (!WriteCoreRegOptionalFlags(context, res.result, dwarf_r0 + d, setflags, res.carry_out, res.overflow))
9536 if setflags then
9551 bool setflags;
9563 // setflags = (S == ?1?); shift_t = DecodeRegShift(type);
9564 setflags = BitIsSet (opcode, 20);
9612 // if setflags then
9617 if (setflags)
9633 ALUWritePC(result); // setflags is always FALSE here
9636 if setflags then
9650 bool setflags;
9657 // d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = !InITBlock();
9661 setflags = !InITBlock();
9672 // d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == ?1?);
9676 setflags = BitIsSet (opcode, 20);
9689 // d = UInt(Rd); n = UInt(Rn); m = UInt(Rm); setflags = (S == ?1?);
9693 setflags = BitIsSet (opcode, 20);
9696 if ((d == 15) && setflags)
9725 // ALUWritePC(result); // setflags is always FALSE here
9728 // if setflags then
9742 if (!WriteCoreRegOptionalFlags (context, res.result, dwarf_r0 + d, setflags, res.carry_out, res.overflow))
13337 // ALUWritePC(result); // setflags is always FALSE here
13340 // if setflags then
13352 bool setflags,
13380 if (setflags)