Home | History | Annotate | Download | only in AArch64

Lines Matching refs:LSB

1300                                        unsigned &LSB, unsigned &MSB,
1369 LSB = Srl_imm;
1385 unsigned &LSB, unsigned &MSB) {
1387 // bit from the source value and places it in the LSB of the destination
1420 LSB = MSB = Srl_imm;
1429 unsigned &LSB, unsigned &MSB,
1443 if (isOneBitExtractOpFromShr(N, Opc, Opd0, LSB, MSB))
1481 LSB = sLSB;
1482 MSB = LSB + Width;
1492 SDValue &Opd0, unsigned &LSB, unsigned &MSB,
1504 return isBitfieldExtractOpFromAnd(CurDAG, N, Opc, Opd0, LSB, MSB,
1508 return isBitfieldExtractOpFromShr(N, Opc, Opd0, LSB, MSB, BiggerPattern);
1521 LSB = cast<ConstantSDNode>(N->getOperand(1).getNode())->getZExtValue();
1530 unsigned Opc, LSB, MSB;
1532 if (!isBitfieldExtractOp(CurDAG, N, Opc, Opd0, LSB, MSB))
1540 SDValue Ops64[] = {Opd0, CurDAG->getTargetConstant(LSB, MVT::i64),
1551 SDValue Ops[] = {Opd0, CurDAG->getTargetConstant(LSB, VT),
1830 // f = Opc Opd0, Opd1, LSB, MSB ; where Opc is a BFM, LSB = imm, and MSB = imm2
1930 unsigned LSB, MSB;
1933 if (!isBitfieldInsertOpFromOr(N, Opc, Opd0, Opd1, LSB, MSB, CurDAG))
1939 CurDAG->getTargetConstant(LSB, VT),