Home | History | Annotate | Download | only in AArch64

Lines Matching refs:CONCAT_VECTORS

357   setTargetDAGCombine(ISD::CONCAT_VECTORS);
520 setOperationAction(ISD::CONCAT_VECTORS, VT.getSimpleVT(), Legal);
4197 ShuffleSrcs[i] = DAG.getNode(ISD::CONCAT_VECTORS, dl, VT, CurSource,
4538 CONCAT_VECTORS, DL, VT, V0, V1);
4675 V1Cst = DAG.getNode(ISD::CONCAT_VECTORS, DL, MVT::v16i8, V1Cst, V1Cst);
4683 V1Cst = DAG.getNode(ISD::CONCAT_VECTORS, DL, MVT::v16i8, V1Cst, V2Cst);
4760 } else if (V1.getOpcode() == ISD::CONCAT_VECTORS) {
6663 // If we see a (concat_vectors (v1x64 A), (v1x64 A)) it's really a vector
6673 // Canonicalise concat_vectors so that the right-hand vector has as few
6678 // (concat_vectors LHS, (v1i64 (bitconvert (v4i16 RHS))))
6680 // (bitconvert (concat_vectors (v4i16 (bitconvert LHS)), RHS))
6691 DEBUG(dbgs() << "aarch64-lower: concat_vectors bitcast simplification\n");
6697 DAG.getNode(ISD::CONCAT_VECTORS, dl, ConcatTy,
7229 return DAG.getNode(ISD::CONCAT_VECTORS, DL, ResVT, Lo, Hi);
7730 case ISD::CONCAT_VECTORS: