Home | History | Annotate | Download | only in ARM

Lines Matching refs:SuperReg

1891   SDValue SuperReg = SDValue(VLd, 0);
1897 CurDAG->getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));
2124 SDValue SuperReg;
2129 SuperReg = SDValue(createDRegPairNode(MVT::v2i64, V0, V1), 0);
2131 SuperReg = SDValue(createQRegPairNode(MVT::v4i64, V0, V1), 0);
2138 SuperReg = SDValue(createQuadDRegsNode(MVT::v4i64, V0, V1, V2, V3), 0);
2140 SuperReg = SDValue(createQuadQRegsNode(MVT::v8i64, V0, V1, V2, V3), 0);
2142 Ops.push_back(SuperReg);
2156 SuperReg = SDValue(VLdLn, 0);
2162 CurDAG->getTargetExtractSubreg(Sub0 + Vec, dl, VT, SuperReg));
2211 SDValue SuperReg;
2238 SuperReg = SDValue(VLdDup, 0);
2245 CurDAG->getTargetExtractSubreg(SubIdx+Vec, dl, VT, SuperReg));