Home | History | Annotate | Download | only in ARM

Lines Matching refs:is64BitVector

275   SDValue GetVLDSTAlign(SDValue Align, unsigned NumVecs, bool is64BitVector);
1652                                        bool is64BitVector) {
1654   if (!is64BitVector && NumVecs < 3)
1786   bool is64BitVector = VT.is64BitVector();
1787   Align = GetVLDSTAlign(Align, NumVecs, is64BitVector);
1813     if (!is64BitVector)
1829   if (is64BitVector || NumVecs <= 2) {
1830     unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
1894   unsigned Sub0 = (is64BitVector ? ARM::dsub_0 : ARM::qsub_0);
1922   bool is64BitVector = VT.is64BitVector();
1923   Align = GetVLDSTAlign(Align, NumVecs, is64BitVector);
1954   if (is64BitVector || NumVecs <= 2) {
1958     } else if (is64BitVector) {
1980     unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
2070   bool is64BitVector = VT.is64BitVector();
2104     if (!is64BitVector)
2128     if (is64BitVector)
2137     if (is64BitVector)
2148   unsigned Opc = (is64BitVector ? DOpcodes[OpcodeIndex] :
2159   unsigned Sub0 = is64BitVector ? ARM::dsub_0 : ARM::qsub_0;