Home | History | Annotate | Download | only in ARM

Lines Matching refs:BITCAST

769     setOperationAction(ISD::BITCAST, MVT::i64, Custom);
1324 Val = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), Val);
1468 Arg = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), Arg);
2114 Arg = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), Arg);
2223 } else if (Copy->getOpcode() == ISD::BITCAST) {
3043 ArgValue = DAG.getNode(ISD::BITCAST, dl, VA.getValVT(), ArgValue);
3745 return DAG.getNode(ISD::BITCAST, dl, MVT::i32, Op);
3799 Op = DAG.getNode(ISD::BITCAST, dl, MVT::f32, Op.getOperand(0));
3810 bool InGPR = Tmp0.getOpcode() == ISD::BITCAST ||
3822 DAG.getNode(ISD::BITCAST, dl, OpVT, Mask),
3830 DAG.getNode(ISD::BITCAST, dl, OpVT, Tmp1),
3834 DAG.getNode(ISD::BITCAST, dl, MVT::v1i64, Tmp1),
3836 Tmp0 = DAG.getNode(ISD::BITCAST, dl, OpVT, Tmp0);
3837 Tmp1 = DAG.getNode(ISD::BITCAST, dl, OpVT, Tmp1);
3843 DAG.getNode(ISD::BITCAST, dl, OpVT, AllOnes));
3849 Res = DAG.getNode(ISD::BITCAST, dl, MVT::v2f32, Res);
3853 Res = DAG.getNode(ISD::BITCAST, dl, MVT::f64, Res);
3859 // Bitcast operand 1 to i32.
3863 Tmp1 = DAG.getNode(ISD::BITCAST, dl, MVT::i32, Tmp1);
3871 DAG.getNode(ISD::BITCAST, dl, MVT::i32, Tmp0), Mask2);
3872 return DAG.getNode(ISD::BITCAST, dl, MVT::f32,
3963 return DAG.getNode(ISD::BITCAST, dl, DstVT,
3997 return DAG.getNode(ISD::BITCAST, dl, VT, Vmov);
4118 SDValue N0 = DAG.getNode(ISD::BITCAST, DL, VT8Bit, N->getOperand(0));
4158 /// Bitcast = [w0 w1 w2 w3 ] (wi: 16-bit elements, v0 = [w0 w1])
4176 SDValue Bitcast = DAG.getNode(ISD::BITCAST, DL, VT16Bit, N->getOperand(0));
4177 SDValue Counts16 = lowerCTPOP16BitElements(Bitcast.getNode(), DAG);
4358 if (AndOp.getNode() && AndOp.getOpcode() == ISD::BITCAST)
4363 Op0 = DAG.getNode(ISD::BITCAST, dl, VT, AndOp.getOperand(0));
4364 Op1 = DAG.getNode(ISD::BITCAST, dl, VT, AndOp.getOperand(1));
4601 return DAG.getNode(ISD::BITCAST, DL, MVT::f64, VecConstant);
4604 SDValue VecFConstant = DAG.getNode(ISD::BITCAST, DL, MVT::v2f32,
4618 return DAG.getNode(ISD::BITCAST, DL, MVT::f64, VecConstant);
4621 SDValue VecFConstant = DAG.getNode(ISD::BITCAST, DL, MVT::v2f32,
4916 return DAG.getNode(ISD::BITCAST, dl, VT, Vmov);
4927 return DAG.getNode(ISD::BITCAST, dl, VT, Vmov);
5042 Ops.push_back(DAG.getNode(ISD::BITCAST, dl, MVT::i32,
5048 return DAG.getNode(ISD::BITCAST, dl, VT, Val);
5080 Ops.push_back(DAG.getNode(ISD::BITCAST, dl, EltVT, Op.getOperand(i)));
5082 return DAG.getNode(ISD::BITCAST, dl, VT, Val);
5532 V1 = DAG.getNode(ISD::BITCAST, dl, VecVT, V1);
5533 V2 = DAG.getNode(ISD::BITCAST, dl, VecVT, V2);
5545 return DAG.getNode(ISD::BITCAST, dl, VT, Val);
5596 DAG.getNode(ISD::BITCAST, dl, MVT::f64, Op0),
5600 DAG.getNode(ISD::BITCAST, dl, MVT::f64, Op1),
5602 return DAG.getNode(ISD::BITCAST, dl, Op.getValueType(), Val);
5610 // A v2i64 BUILD_VECTOR will have been legalized to a BITCAST from v4i32.
5612 if (VT == MVT::v2i64 && N->getOpcode() == ISD::BITCAST) {
5757 // have been legalized as a BITCAST from v4i32.
5758 if (N->getOpcode() == ISD::BITCAST) {
5876 DAG.getNode(ISD::BITCAST, DL, Op1VT, N00), Op1),
5878 DAG.getNode(ISD::BITCAST, DL, Op1VT, N01), Op1));
5899 X = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, X);
5903 X = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, X);
5935 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, N0);
5939 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, N0);
6044 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4i32, N0);
6048 N0 = DAG.getNode(ISD::BITCAST, dl, MVT::v4f32, N0);
6223 case ISD::BITCAST: return ExpandBITCAST(Op.getNode(), DAG);
6273 case ISD::BITCAST:
8142 DAG.getNode(ISD::BITCAST, dl, VbicVT, N->getOperand(0));
8144 return DAG.getNode(ISD::BITCAST, dl, VT, Vbic);
8185 DAG.getNode(ISD::BITCAST, dl, VorrVT, N->getOperand(0));
8187 return DAG.getNode(ISD::BITCAST, dl, VT, Vorr);
8234 return DAG.getNode(ISD::BITCAST, dl, VT, Result);
8449 if (Op0.getOpcode() == ISD::BITCAST)
8451 if (Op1.getOpcode() == ISD::BITCAST)
8456 return DAG.getNode(ISD::BITCAST, SDLoc(N),
8499 SDValue WideVec = DAG.getNode(ISD::BITCAST, DL, WideVecVT, StVal);
8525 // Bitcast the original vector into a vector of store-size units
8529 SDValue ShuffWide = DAG.getNode(ISD::BITCAST, DL, StoreVecVT, Shuff);
8580 // Bitcast an i64 store extracted from a vector to f64.
8587 SDValue Vec = DAG.getNode(ISD::BITCAST, dl, FloatVT, IntVec);
8591 SDValue V = DAG.getNode(ISD::BITCAST, dl, MVT::i64, ExtElt);
8603 /// are normal, non-volatile loads. If so, it is profitable to bitcast an
8640 SDValue V = DAG.getNode(ISD::BITCAST, dl, MVT::f64, N->getOperand(i));
8642 // Make the DAGCombiner fold the bitcast.
8647 return DAG.getNode(ISD::BITCAST, dl, VT, BV);
8661 // 1. The vector is only used in a bitcast to a integer type. I.e.,
8677 if (Use->getOpcode() != ISD::BITCAST ||
8682 // Model is, if more than half of the relevant operands are bitcast from
8691 if (Elt->getOpcode() == ISD::BITCAST) {
8701 // Check if more than half of the elements require a non-free bitcast.
8715 // => BITCAST INSERT_VECTOR_ELT
8716 // (INSERT_VECTOR_ELT (...), (BITCAST EN-1), N-1),
8717 // (BITCAST EN), N.
8724 if (V.getOpcode() == ISD::BITCAST &&
8729 V = DAG.getNode(ISD::BITCAST, SDLoc(V), MVT::i32, V);
8736 Vec = DAG.getNode(ISD::BITCAST, dl, VT, Vec);
8746 // Bitcast an i64 load inserted into a vector to f64.
8758 SDValue Vec = DAG.getNode(ISD::BITCAST, dl, FloatVT, N->getOperand(0));
8759 SDValue V = DAG.getNode(ISD::BITCAST, dl, MVT::f64, N->getOperand(1));
8765 return DAG.getNode(ISD::BITCAST, dl, VT, InsElt);
9046 while (Op.getOpcode() == ISD::BITCAST)
9062 return DCI.DAG.getNode(ISD::BITCAST, SDLoc(N), VT, Op);
9199 while (Op.getOpcode() == ISD::BITCAST)