Home | History | Annotate | Download | only in ARM

Lines Matching refs:v2i64

217     { ISD::SIGN_EXTEND, MVT::v2i64, MVT::v2i32, 1 },
218 { ISD::ZERO_EXTEND, MVT::v2i64, MVT::v2i32, 1 },
456 {ISD::VECTOR_SHUFFLE, MVT::v2i64, 1},
478 {ISD::VECTOR_SHUFFLE, MVT::v2i64, 1},
531 { ISD::SDIV, MVT::v2i64, 2 * FunctionCallDivCost},
532 { ISD::UDIV, MVT::v2i64, 2 * FunctionCallDivCost},
533 { ISD::SREM, MVT::v2i64, 2 * FunctionCallDivCost},
534 { ISD::UREM, MVT::v2i64, 2 * FunctionCallDivCost},
564 // the vectorized code. Because we have support for v2i64 but not i64 those
566 // To work around this we increase the cost of v2i64 operations to make them
568 if (LT.second == MVT::v2i64 &&