Home | History | Annotate | Download | only in MCTargetDesc

Lines Matching defs:Rm

848   // [Rn, Rm]
849 // {5-3} = Rm
854 unsigned Rm = CTX.getRegisterInfo()->getEncodingValue(MO2.getReg());
855 return (Rm << 3) | Rn;
1061 unsigned Rm = CTX.getRegisterInfo()->getEncodingValue(MO1.getReg());
1074 // {3-0} = Rm
1078 uint32_t Binary = Rm;
1092 // {13} 1 == imm12, 0 == Rm
1094 // {11-0} imm12/Rm
1106 // {13} 1 == imm12, 0 == Rm
1108 // {11-0} imm12/Rm
1115 // if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm12
1120 Binary |= CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); // Rm is bits [3:0]
1130 // {3-0} Rm
1141 // {9} 1 == imm8, 0 == Rm
1144 // {3-0} imm3_0/Rm
1151 // if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8
1161 // {13} 1 == imm8, 0 == Rm
1165 // {3-0} imm3_0/Rm
1187 // if reg +/- reg, Rm will be non-zero. Otherwise, we have reg +/- imm8
1279 // Sub-operands are [reg, reg, imm]. The first register is Rm, the reg to be
1283 // {3-0} = Rm.
1294 // Encode Rm.
1327 // Sub-operands are [reg, imm]. The first register is Rm, the reg to be
1330 // {3-0} = Rm.
1339 // Encode Rm.
1378 // Encoded as [Rn, Rm, imm].
1449 // Sub-operands are [reg, imm]. The first register is Rm, the reg to be
1452 // {3-0} = Rm.
1461 // Encode Rm.