Lines Matching full:strid
731 // def STrid : STInst<(outs), (ins MEMri:$addr, DoubleRegs:$src1), ...738 if (StoredVT == MVT::i64) Opcode = Hexagon::STrid;
