Home | History | Annotate | Download | only in Hexagon

Lines Matching refs:ISD

67            ISD::ArgFlagsTy ArgFlags, CCState &State);
72 ISD::ArgFlagsTy ArgFlags, CCState &State);
77 ISD::ArgFlagsTy ArgFlags, CCState &State);
82 ISD::ArgFlagsTy ArgFlags, CCState &State);
87 ISD::ArgFlagsTy ArgFlags, CCState &State);
92 ISD::ArgFlagsTy ArgFlags, CCState &State);
97 ISD::ArgFlagsTy ArgFlags, CCState &State) {
147 ISD::ArgFlagsTy ArgFlags, CCState &State) {
185 ISD::ArgFlagsTy ArgFlags, CCState &State) {
203 ISD::ArgFlagsTy ArgFlags, CCState &State) {
228 ISD::ArgFlagsTy ArgFlags, CCState &State) {
259 ISD::ArgFlagsTy ArgFlags, CCState &State) {
275 ISD::ArgFlagsTy ArgFlags, CCState &State) {
301 ISD::ArgFlagsTy Flags, SelectionDAG &DAG,
311 // LowerReturn - Lower ISD::RET. If a struct is larger than 8 bytes and is
317 const SmallVectorImpl<ISD::OutputArg> &Outs,
328 // Analyze return values of ISD::RET
357 /// LowerCallResult - Lower the result values of an ISD::CALL into the
361 /// ISD::CALL.
366 SmallVectorImpl<ISD::InputArg> &Ins,
399 SmallVectorImpl<ISD::OutputArg> &Outs = CLI.Outs;
401 SmallVectorImpl<ISD::InputArg> &Ins = CLI.Ins;
475 ISD::ArgFlagsTy Flags = Outs[i].Flags;
485 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg);
488 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg);
491 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg);
498 PtrOff = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, PtrOff);
525 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, MemOpChains);
619 if (Ptr->getOpcode() != ISD::ADD)
623 isInc = (Ptr->getOpcode() == ISD::ADD);
656 ISD::MemIndexedMode &AM,
665 isSEXTLoad = LD->getExtensionType() == ISD::SEXTLOAD;
681 AM = isInc ? ISD::POST_INC : ISD::POST_DEC;
695 case ISD::INLINEASM: {
771 SDValue ShiftIndex = DAG.getNode(ISD::SHL, dl, MVT::i32, Index,
773 SDValue JTAddress = DAG.getNode(ISD::ADD, dl, MVT::i32, JumpTableBase,
796 SDValue Sub = DAG.getNode(ISD::SUB, dl, MVT::i32, StackPointer, Size);
832 SmallVectorImpl<ISD::InputArg> &Ins,
862 ISD::ArgFlagsTy Flags = Ins[i].Flags;
923 Chain = DAG.getNode(ISD::TokenFactor, dl, MVT::Other, MemOps);
982 DAG.getNode(ISD::ADD, dl, VT, FrameAddr, Offset),
1086 setOperationAction(ISD::SDIV, MVT::i32, Expand);
1088 setOperationAction(ISD::SREM, MVT::i32, Expand);
1091 setOperationAction(ISD::SDIV, MVT::i64, Expand);
1093 setOperationAction(ISD::SREM, MVT::i64, Expand);
1096 setOperationAction(ISD::UDIV, MVT::i32, Expand);
1099 setOperationAction(ISD::UDIV, MVT::i64, Expand);
1102 setOperationAction(ISD::UREM, MVT::i32, Expand);
1105 setOperationAction(ISD::UREM, MVT::i64, Expand);
1108 setOperationAction(ISD::FDIV, MVT::f32, Expand);
1111 setOperationAction(ISD::FDIV, MVT::f64, Expand);
1113 setOperationAction(ISD::FSQRT, MVT::f32, Expand);
1114 setOperationAction(ISD::FSQRT, MVT::f64, Expand);
1115 setOperationAction(ISD::FSIN, MVT::f32, Expand);
1116 setOperationAction(ISD::FSIN, MVT::f64, Expand);
1120 setOperationAction(ISD::FADD, MVT::f32, Legal);
1121 setOperationAction(ISD::FADD, MVT::f64, Legal);
1122 setOperationAction(ISD::FP_EXTEND, MVT::f32, Legal);
1123 setCondCodeAction(ISD::SETOEQ, MVT::f32, Legal);
1124 setCondCodeAction(ISD::SETOEQ, MVT::f64, Legal);
1125 setCondCodeAction(ISD::SETUEQ, MVT::f32, Legal);
1126 setCondCodeAction(ISD::SETUEQ, MVT::f64, Legal);
1128 setCondCodeAction(ISD::SETOGE, MVT::f32, Legal);
1129 setCondCodeAction(ISD::SETOGE, MVT::f64, Legal);
1130 setCondCodeAction(ISD::SETUGE, MVT::f32, Legal);
1131 setCondCodeAction(ISD::SETUGE, MVT::f64, Legal);
1133 setCondCodeAction(ISD::SETOGT, MVT::f32, Legal);
1134 setCondCodeAction(ISD::SETOGT, MVT::f64, Legal);
1135 setCondCodeAction(ISD::SETUGT, MVT::f32, Legal);
1136 setCondCodeAction(ISD::SETUGT, MVT::f64, Legal);
1138 setCondCodeAction(ISD::SETOLE, MVT::f32, Legal);
1139 setCondCodeAction(ISD::SETOLE, MVT::f64, Legal);
1140 setCondCodeAction(ISD::SETOLT, MVT::f32, Legal);
1141 setCondCodeAction(ISD::SETOLT, MVT::f64, Legal);
1143 setOperationAction(ISD::ConstantFP, MVT::f32, Legal);
1144 setOperationAction(ISD::ConstantFP, MVT::f64, Legal);
1146 setOperationAction(ISD::FP_TO_UINT, MVT::i1, Promote);
1147 setOperationAction(ISD::FP_TO_SINT, MVT::i1, Promote);
1148 setOperationAction(ISD::UINT_TO_FP, MVT::i1, Promote);
1149 setOperationAction(ISD::SINT_TO_FP, MVT::i1, Promote);
1151 setOperationAction(ISD::FP_TO_UINT, MVT::i8, Promote);
1152 setOperationAction(ISD::FP_TO_SINT, MVT::i8, Promote);
1153 setOperationAction(ISD::UINT_TO_FP, MVT::i8, Promote);
1154 setOperationAction(ISD::SINT_TO_FP, MVT::i8, Promote);
1156 setOperationAction(ISD::FP_TO_UINT, MVT::i16, Promote);
1157 setOperationAction(ISD::FP_TO_SINT, MVT::i16, Promote);
1158 setOperationAction(ISD::UINT_TO_FP, MVT::i16, Promote);
1159 setOperationAction(ISD::SINT_TO_FP, MVT::i16, Promote);
1161 setOperationAction(ISD::FP_TO_UINT, MVT::i32, Legal);
1162 setOperationAction(ISD::FP_TO_SINT, MVT::i32, Legal);
1163 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Legal);
1164 setOperationAction(ISD::SINT_TO_FP, MVT::i32, Legal);
1166 setOperationAction(ISD::FP_TO_UINT, MVT::i64, Legal);
1167 setOperationAction(ISD::FP_TO_SINT, MVT::i64, Legal);
1168 setOperationAction(ISD::UINT_TO_FP, MVT::i64, Legal);
1169 setOperationAction(ISD::SINT_TO_FP, MVT::i64, Legal);
1171 setOperationAction(ISD::FABS, MVT::f32, Legal);
1172 setOperationAction(ISD::FABS, MVT::f64, Expand);
1174 setOperationAction(ISD::FNEG, MVT::f32, Legal);
1175 setOperationAction(ISD::FNEG, MVT::f64, Expand);
1179 setOperationAction(ISD::FP_TO_SINT, MVT::i32, Expand);
1180 setOperationAction(ISD::FP_TO_UINT, MVT::i32, Expand);
1182 setOperationAction(ISD::SINT_TO_FP, MVT::i32, Expand);
1183 setOperationAction(ISD::UINT_TO_FP, MVT::i32, Expand);
1207 setOperationAction(ISD::FADD, MVT::f64, Expand);
1210 setOperationAction(ISD::FADD, MVT::f32, Expand);
1213 setOperationAction(ISD::FP_EXTEND, MVT::f32, Expand);
1216 setCondCodeAction(ISD::SETOEQ, MVT::f32, Expand);
1219 setCondCodeAction(ISD::SETOEQ, MVT::f64, Expand);
1222 setCondCodeAction(ISD::SETOGE, MVT::f32, Expand);
1225 setCondCodeAction(ISD::SETOGE, MVT::f64, Expand);
1228 setCondCodeAction(ISD::SETOGT, MVT::f32, Expand);
1231 setCondCodeAction(ISD::SETOGT, MVT::f64, Expand);
1234 setOperationAction(ISD::FP_TO_SINT, MVT::f64, Expand);
1237 setOperationAction(ISD::FP_TO_SINT, MVT::f32, Expand);
1240 setCondCodeAction(ISD::SETOLE, MVT::f64, Expand);
1243 setCondCodeAction(ISD::SETOLE, MVT::f32, Expand);
1246 setCondCodeAction(ISD::SETOLT, MVT::f64, Expand);
1249 setCondCodeAction(ISD::SETOLT, MVT::f32, Expand);
1252 setOperationAction(ISD::FMUL, MVT::f64, Expand);
1255 setOperationAction(ISD::MUL, MVT::f32, Expand);
1258 setCondCodeAction(ISD::SETUNE, MVT::f64, Expand);
1263 setOperationAction(ISD::SUB, MVT::f64, Expand);
1266 setOperationAction(ISD::SUB, MVT::f32, Expand);
1269 setOperationAction(ISD::FP_ROUND, MVT::f64, Expand);
1272 setCondCodeAction(ISD::SETUO, MVT::f64, Expand);
1275 setCondCodeAction(ISD::SETO, MVT::f64, Expand);
1278 setCondCodeAction(ISD::SETO, MVT::f32, Expand);
1281 setCondCodeAction(ISD::SETUO, MVT::f32, Expand);
1283 setOperationAction(ISD::FABS, MVT::f32, Expand);
1284 setOperationAction(ISD::FABS, MVT::f64, Expand);
1285 setOperationAction(ISD::FNEG, MVT::f32, Expand);
1286 setOperationAction(ISD::FNEG, MVT::f64, Expand);
1290 setOperationAction(ISD::SREM, MVT::i32, Expand);
1292 setIndexedLoadAction(ISD::POST_INC, MVT::i8, Legal);
1293 setIndexedLoadAction(ISD::POST_INC, MVT::i16, Legal);
1294 setIndexedLoadAction(ISD::POST_INC, MVT::i32, Legal);
1295 setIndexedLoadAction(ISD::POST_INC, MVT::i64, Legal);
1297 setIndexedStoreAction(ISD::POST_INC, MVT::i8, Legal);
1298 setIndexedStoreAction(ISD::POST_INC, MVT::i16, Legal);
1299 setIndexedStoreAction(ISD::POST_INC, MVT::i32, Legal);
1300 setIndexedStoreAction(ISD::POST_INC, MVT::i64, Legal);
1302 setOperationAction(ISD
1305 setLoadExtAction(ISD::EXTLOAD, MVT::f32, Expand);
1307 setLoadExtAction(ISD::SEXTLOAD, MVT::i1, Expand);
1312 setOperationAction(ISD::GlobalAddress, MVT::i32, Custom);
1313 setOperationAction(ISD::GlobalAddress, MVT::i8, Custom);
1314 setOperationAction(ISD::BlockAddress, MVT::i32, Custom);
1316 setOperationAction(ISD::TRUNCATE, MVT::i64, Expand);
1319 setOperationAction(ISD::SIGN_EXTEND_INREG, MVT::i1, Expand);
1322 setOperationAction(ISD::UREM, MVT::i32, Expand);
1323 setOperationAction(ISD::SREM, MVT::i32, Expand);
1324 setOperationAction(ISD::SDIVREM, MVT::i32, Expand);
1325 setOperationAction(ISD::UDIVREM, MVT::i32, Expand);
1326 setOperationAction(ISD::SREM, MVT::i64, Expand);
1327 setOperationAction(ISD::SDIVREM, MVT::i64, Expand);
1328 setOperationAction(ISD::UDIVREM, MVT::i64, Expand);
1330 setOperationAction(ISD::BSWAP, MVT::i64, Expand);
1333 setOperationAction(ISD::SELECT_CC, MVT::i1, Expand);
1334 setOperationAction(ISD::SELECT_CC, MVT::i32, Expand);
1335 setOperationAction(ISD::SELECT_CC, MVT::i64, Expand);
1342 setOperationAction(ISD::SELECT, MVT::f32, Custom);
1343 setOperationAction(ISD::SELECT, MVT::f64, Custom);
1345 setOperationAction(ISD::SELECT_CC, MVT::f32, Expand);
1346 setOperationAction(ISD::SELECT_CC, MVT::f64, Expand);
1351 setOperationAction(ISD::SELECT, MVT::f32, Expand);
1352 setOperationAction(ISD::SELECT, MVT::f64, Expand);
1356 setOperationAction(ISD::BR_JT, MVT::Other, Custom);
1358 setOperationAction(ISD::BR_JT, MVT::Other, Expand);
1363 setOperationAction(ISD::BR_CC, MVT::f32, Expand);
1364 setOperationAction(ISD::BR_CC, MVT::f64, Expand);
1365 setOperationAction(ISD::BR_CC, MVT::i1, Expand);
1366 setOperationAction(ISD::BR_CC, MVT::i32, Expand);
1367 setOperationAction(ISD::BR_CC, MVT::i64, Expand);
1369 setOperationAction(ISD::ATOMIC_FENCE, MVT::Other, Custom);
1371 setOperationAction(ISD::FSIN, MVT::f64, Expand);
1372 setOperationAction(ISD::FCOS, MVT::f64, Expand);
1373 setOperationAction(ISD::FREM, MVT::f64, Expand);
1374 setOperationAction(ISD::FSIN, MVT::f32, Expand);
1375 setOperationAction(ISD::FCOS, MVT::f32, Expand);
1376 setOperationAction(ISD::FREM, MVT::f32, Expand);
1377 setOperationAction(ISD::FSINCOS, MVT::f64, Expand);
1378 setOperationAction(ISD::FSINCOS, MVT::f32, Expand);
1385 setOperationAction(ISD::ADDE, MVT::i8, Expand);
1386 setOperationAction(ISD::ADDE, MVT::i16, Expand);
1387 setOperationAction(ISD::ADDE, MVT::i32, Expand);
1388 setOperationAction(ISD::ADDE, MVT::i64, Expand);
1389 setOperationAction(ISD::SUBE, MVT::i8, Expand);
1390 setOperationAction(ISD::SUBE, MVT::i16, Expand);
1391 setOperationAction(ISD::SUBE, MVT::i32, Expand);
1392 setOperationAction(ISD::SUBE, MVT::i64, Expand);
1393 setOperationAction(ISD::ADDC, MVT::i8, Expand);
1394 setOperationAction(ISD::ADDC, MVT::i16, Expand);
1395 setOperationAction(ISD::ADDC, MVT::i32, Expand);
1396 setOperationAction(ISD::ADDC, MVT::i64, Expand);
1397 setOperationAction(ISD::SUBC, MVT::i8, Expand);
1398 setOperationAction(ISD::SUBC, MVT::i16, Expand);
1399 setOperationAction(ISD::SUBC, MVT::i32, Expand);
1400 setOperationAction(ISD::SUBC, MVT::i64, Expand);
1402 setOperationAction(ISD::CTPOP, MVT::i32, Expand);
1403 setOperationAction(ISD::CTPOP, MVT::i64, Expand);
1404 setOperationAction(ISD::CTTZ, MVT::i32, Expand);
1405 setOperationAction(ISD::CTTZ, MVT::i64, Expand);
1406 setOperationAction(ISD::CTTZ_ZERO_UNDEF, MVT::i32, Expand);
1407 setOperationAction(ISD::CTTZ_ZERO_UNDEF, MVT::i64, Expand);
1408 setOperationAction(ISD::CTLZ, MVT::i32, Expand);
1409 setOperationAction(ISD::CTLZ, MVT::i64, Expand);
1410 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i32, Expand);
1411 setOperationAction(ISD::CTLZ_ZERO_UNDEF, MVT::i64, Expand);
1412 setOperationAction(ISD::ROTL, MVT::i32, Expand);
1413 setOperationAction(ISD::ROTR, MVT::i32, Expand);
1414 setOperationAction(ISD::BSWAP, MVT::i32, Expand);
1415 setOperationAction(ISD::FCOPYSIGN, MVT::f64, Expand);
1416 setOperationAction(ISD::FCOPYSIGN, MVT::f32, Expand);
1417 setOperationAction(ISD::FPOW, MVT::f64, Expand);
1418 setOperationAction(ISD::FPOW, MVT::f32, Expand);
1420 setOperationAction(ISD::SHL_PARTS, MVT::i32, Expand);
1421 setOperationAction(ISD::SRA_PARTS, MVT::i32, Expand);
1422 setOperationAction(ISD::SRL_PARTS, MVT::i32, Expand);
1424 setOperationAction(ISD::UMUL_LOHI, MVT::i32, Expand);
1425 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand);
1427 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand);
1428 setOperationAction(ISD::UMUL_LOHI, MVT::i64, Expand);
1430 setOperationAction(ISD::EH_RETURN, MVT::Other, Custom);
1441 setOperationAction(ISD::VASTART, MVT::Other, Custom);
1444 setOperationAction(ISD::VAARG, MVT::Other, Expand);
1445 setOperationAction(ISD::VACOPY, MVT::Other, Expand);
1446 setOperationAction(ISD::VAEND, MVT::Other, Expand);
1447 setOperationAction(ISD::STACKSAVE, MVT::Other, Expand);
1448 setOperationAction(ISD::STACKRESTORE, MVT::Other, Expand);
1450 setOperationAction(ISD::DYNAMIC_STACKALLOC, MVT::i32, Custom);
1451 setOperationAction(ISD::INLINEASM, MVT::Other, Custom);
1532 SDValue StoreAddr = DAG.getNode(ISD::ADD, dl, getPointerTy(),
1549 case ISD::ConstantPool: return LowerConstantPool(Op, DAG);
1550 case ISD::EH_RETURN: return LowerEH_RETURN(Op, DAG);
1552 case ISD::RETURNADDR: return LowerRETURNADDR(Op, DAG);
1553 case ISD::FRAMEADDR: return LowerFRAMEADDR(Op, DAG);
1554 case ISD::GlobalTLSAddress:
1556 case ISD::ATOMIC_FENCE: return LowerATOMIC_FENCE(Op, DAG);
1557 case ISD::GlobalAddress: return LowerGLOBALADDRESS(Op, DAG);
1558 case ISD::BlockAddress: return LowerBlockAddress(Op, DAG);
1559 case ISD::VASTART: return LowerVASTART(Op, DAG);
1560 case ISD::BR_JT: return LowerBR_JT(Op, DAG);
1562 case ISD::DYNAMIC_STACKALLOC: return LowerDYNAMIC_STACKALLOC(Op, DAG);
1563 case ISD::SELECT: return Op;
1564 case ISD::INTRINSIC_WO_CHAIN: return LowerINTRINSIC_WO_CHAIN(Op, DAG);
1565 case ISD::INLINEASM: return LowerINLINEASM(Op, DAG);
1671 const SmallVectorImpl<ISD::OutputArg> &Outs,
1673 const SmallVectorImpl<ISD::InputArg> &Ins,