Home | History | Annotate | Download | only in Disassembler

Lines Matching defs:Rt

453   //      BOVC if rs >= rt
454 // BEQZALC if rs == 0 && rt != 0
455 // BEQC if rs < rt && rs != 0
458 InsnType Rt = fieldFromInstruction(insn, 16, 5);
462 if (Rs >= Rt) {
465 } else if (Rs != 0 && Rs < Rt) {
476 Rt)));
492 // BNVC if rs >= rt
493 // BNEZALC if rs == 0 && rt != 0
494 // BNEC if rs < rt && rs != 0
497 InsnType Rt = fieldFromInstruction(insn, 16, 5);
501 if (Rs >= Rt) {
504 } else if (Rs != 0 && Rs < Rt) {
515 Rt)));
532 // BLEZC if rs == 0 && rt != 0
533 // BGEZC if rs == rt && rt != 0
534 // BGEC if rs != rt && rs != 0 && rt != 0
537 InsnType Rt = fieldFromInstruction(insn, 16, 5);
541 if (Rt == 0)
545 else if (Rs == Rt)
557 Rt)));
575 // BGTZC if rs == 0 && rt != 0
576 // BLTZC if rs == rt && rt != 0
577 // BLTC if rs != rt && rs != 0 && rt != 0
582 InsnType Rt = fieldFromInstruction(insn, 16, 5);
585 if (Rt == 0)
589 else if (Rs == Rt)
601 Rt)));
618 // BGTZ if rt == 0
619 // BGTZALC if rs == 0 && rt != 0
620 // BLTZALC if rs != 0 && rs == rt
621 // BLTUC if rs != 0 && rs != rt
624 InsnType Rt = fieldFromInstruction(insn, 16, 5);
629 if (Rt == 0) {
635 } else if (Rs == Rt) {
650 Rt)));
668 // BLEZALC if rs == 0 && rt != 0
669 // BGEZALC if rs == rt && rt != 0
670 // BGEUC if rs != rt && rs != 0 && rt != 0
673 InsnType Rt = fieldFromInstruction(insn, 16, 5);
677 if (Rt == 0)
681 else if (Rs == Rt)
692 Rt)));
1092 unsigned Rt = fieldFromInstruction(Insn, 16, 5);
1095 Rt = getReg(Decoder, Mips::GPR32RegClassID, Rt);
1099 Inst.addOperand(MCOperand::CreateReg(Rt));
1102 Inst.addOperand(MCOperand::CreateReg(Rt));