Home | History | Annotate | Download | only in R600

Lines Matching refs:v16i32

52   addRegisterClass(MVT::v16i32, &AMDGPU::VReg_512RegClass);
74 setOperationAction(ISD::VECTOR_SHUFFLE, MVT::v16i32, Expand);
87 setOperationAction(ISD::LOAD, MVT::v16i32, Custom);
90 setOperationAction(ISD::STORE, MVT::v16i32, Custom);
164 setTruncStoreAction(MVT::v16i32, MVT::v16i16, Expand);
179 MVT::v8i32, MVT::v8f32, MVT::v16i32, MVT::v16f32