HomeSort by relevance Sort by last modified time
    Searched defs:orr (Results 1 - 8 of 8) sorted by null

  /external/llvm/test/MC/ARM/
arm-arithmetic-aliases.s 36 orr r2, r2, #6 label
37 orr r2, #6 label
38 orr r2, r2, r3 label
39 orr r2, r3 label
41 @ CHECK: orr r2, r2, #6 @ encoding: [0x06,0x20,0x82,0xe3]
42 @ CHECK: orr r2, r2, #6 @ encoding: [0x06,0x20,0x82,0xe3]
43 @ CHECK: orr r2, r2, r3 @ encoding: [0x03,0x20,0x82,0xe1]
44 @ CHECK: orr r2, r2, r3 @ encoding: [0x03,0x20,0x82,0xe1]
  /external/llvm/test/MC/AArch64/
arm64-diags.s 222 orr w0, w0, w0, lsl #32 label
224 ; CHECK-ERRORS: orr w0, w0, w0, lsl #32
  /art/compiler/utils/arm/
assembler_arm32.cc 114 void Arm32Assembler::orr(Register rd, Register rn, function in class:art::arm::Arm32Assembler
116 EmitType01(cond, so.type(), ORR, 0, rn, rd, so);
122 EmitType01(cond, so.type(), ORR, 1, rn, rd, so);
    [all...]
assembler_thumb2.cc 116 void Thumb2Assembler::orr(Register rd, Register rn, function in class:art::arm::Thumb2Assembler
118 EmitDataProcessing(cond, ORR, 0, rn, rd, so);
124 EmitDataProcessing(cond, ORR, 1, rn, rd, so);
750 case ORR: thumb_opcode = 0b0010; break;
894 case ORR: thumb_opcode = 0b1100; break;
    [all...]
  /external/vixl/src/a64/
assembler-a64.cc 672 void Assembler::orr(const Register& rd, function in class:vixl::Assembler
675 Logical(rd, rn, operand, ORR);
1170 // second operand of zero. Otherwise, orr with first operand zr is
1175 orr(rd, AppropriateZeroRegFor(rd), rm);
    [all...]
  /external/chromium_org/v8/src/arm/
assembler-arm.cc 816 // orr dst, dst, #target8_1 << 8
817 // orr dst, dst, #target8_2 << 16
850 // Patch with a sequence of mov/orr/orr instructions.
859 patcher.masm()->orr(dst, dst, Operand(target8_1 << 8));
865 patcher.masm()->orr(dst, dst, Operand(target8_1 << 8));
866 patcher.masm()->orr(dst, dst, Operand(target8_2 << 16));
1458 void Assembler::orr(Register dst, Register src1, const Operand& src2, function in class:v8::internal::Assembler
    [all...]
assembler-arm.h 900 void orr(Register dst, Register src1, const Operand& src2,
902 void orr(Register dst, Register src1, Register src2, function in class:v8::internal::Assembler
904 orr(dst, src1, Operand(src2), s, cond);
    [all...]
  /external/chromium_org/v8/src/arm64/
assembler-arm64.cc 1212 void Assembler::orr(const Register& rd, function in class:v8::internal::Assembler
    [all...]

Completed in 337 milliseconds