HomeSort by relevance Sort by last modified time
    Searched defs:reg1 (Results 1 - 18 of 18) sorted by null

  /external/chromium_org/third_party/webrtc/system_wrappers/interface/
asm_defines.h 52 .macro streqh reg1, reg2, num
53 strheq \reg1, \reg2, \num variable
  /external/chromium_org/third_party/mesa/src/src/mesa/program/
register_allocate.c 189 struct ra_reg *reg1 = &regs->regs[r1]; local
191 if (reg1->conflict_list_size == reg1->num_conflicts) {
192 reg1->conflict_list_size *= 2;
193 reg1->conflict_list = reralloc(regs->regs, reg1->conflict_list,
194 unsigned int, reg1->conflict_list_size);
196 reg1->conflict_list[reg1->num_conflicts++] = r2;
197 reg1->conflicts[r2] = GL_TRUE
    [all...]
  /external/mesa3d/src/mesa/program/
register_allocate.c 189 struct ra_reg *reg1 = &regs->regs[r1]; local
191 if (reg1->conflict_list_size == reg1->num_conflicts) {
192 reg1->conflict_list_size *= 2;
193 reg1->conflict_list = reralloc(regs->regs, reg1->conflict_list,
194 unsigned int, reg1->conflict_list_size);
196 reg1->conflict_list[reg1->num_conflicts++] = r2;
197 reg1->conflicts[r2] = GL_TRUE
    [all...]
  /external/pixman/pixman/
pixman-arm-neon-asm.h 76 .macro pixldst1 op, elem_size, reg1, mem_operand, abits variable
78 op&.&elem_size {d&reg1}, [&mem_operand&, :&abits&]!
80 op&.&elem_size {d&reg1}, [&mem_operand&]!
84 .macro pixldst2 op, elem_size, reg1, reg2, mem_operand, abits variable
86 op&.&elem_size {d&reg1, d&reg2}, [&mem_operand&, :&abits&]! variable
88 op&.&elem_size {d&reg1, d&reg2}, [&mem_operand&]! variable
92 .macro pixldst4 op, elem_size, reg1, reg2, reg3, reg4, mem_operand, abits variable
94 op&.&elem_size {d&reg1, d&reg2, d&reg3, d&reg4}, [&mem_operand&, :&abits&]! variable
96 op&.&elem_size {d&reg1, d&reg2, d&reg3, d&reg4}, [&mem_operand&]! variable
100 .macro pixldst0 op, elem_size, reg1, idx, mem_operand, abit variable
104 .macro pixldst3 op, elem_size, reg1, reg2, reg3, mem_operand variable
105 op&.&elem_size {d&reg1, d&reg2, d&reg3}, [&mem_operand&]! variable
108 .macro pixldst30 op, elem_size, reg1, reg2, reg3, idx, mem_operand variable
109 op&.&elem_size {d&reg1[idx], d&reg2[idx], d&reg3[idx]}, [&mem_operand&]! variable
212 .macro pixld1_s elem_size, reg1, mem_operand variable
256 .macro pixld2_s elem_size, reg1, reg2, mem_operand variable
275 pixld1_s elem_size, reg1, mem_operand variable
280 .macro pixld0_s elem_size, reg1, idx, mem_operand variable
    [all...]
pixman-arm-simd-asm.h 99 .macro pixldst op, cond=al, numbytes, reg0, reg1, reg2, reg3, base, unaligned=0 variable
103 op&r&cond WK&reg1, [base], #4 variable
107 op&m&cond&ia base!, {WK&reg0,WK&reg1,WK&reg2,WK&reg3} variable
112 op&r&cond WK&reg1, [base], #4 variable
114 op&m&cond&ia base!, {WK&reg0,WK&reg1}
127 .macro pixst_baseupdated cond, numbytes, reg0, reg1, reg2, reg3, base variable
129 stm&cond&db base, {WK&reg0,WK&reg1,WK&reg2,WK&reg3} variable
131 stm&cond&db base, {WK&reg0,WK&reg1}
  /art/compiler/utils/
assembler_test.h 83 for (auto reg1 : registers) {
85 (assembler_.get()->*f)(*reg1, *reg2);
88 size_t reg1_index = base.find("{reg1}");
91 sreg << *reg1; local
  /external/aac/libFDK/src/
fixpoint_math.cpp 430 FIXP_DBL reg1, reg2, regtmp ; local
445 reg1 = invSqrtTab[ (INT)(val>>(DFRACT_BITS-1-(SQRT_BITS+1))) & SQRT_BITS_MASK ];
448 regtmp= fPow2Div2(reg1); /* a = Q^2 */
450 reg1 += (fMultDiv2(regtmp, reg1)<<4); /* Q = Q + Q*b */
455 reg1 = fMultDiv2(reg1, reg2) << 2;
460 return(reg1);
  /art/compiler/dex/quick/arm64/
int_arm64.cc 597 RegLocation Arm64Mir2Lir::GenDivRemLit(RegLocation rl_dest, RegStorage reg1, int lit, bool is_div) {
605 rl_result = GenDivRem(rl_result, reg1, lit_temp, is_div);
1421 int reg1 = -1, reg2 = -1; local
1437 int reg1 = -1, reg2 = -1; local
1487 int reg1 = -1, reg2 = -1; local
1605 int reg1 = -1, reg2 = -1; local
1621 int reg1 = -1, reg2 = -1; local
    [all...]
  /external/chromium_org/third_party/sqlite/src/src/
build.c 865 int reg1, reg2, reg3; local
877 reg1 = pParse->regRowid = ++pParse->nMem;
909 sqlite3VdbeAddOp2(v, OP_NewRowid, 0, reg1);
911 sqlite3VdbeAddOp3(v, OP_Insert, 0, reg3, reg1);
    [all...]
  /external/valgrind/main/VEX/priv/
host_arm64_isel.c 934 HReg reg1 = iselIntExpr_R(env, e->Iex.Binop.arg1); local
    [all...]
host_s390_isel.c 3345 HReg reg1, reg2; local
    [all...]
  /external/valgrind/main/perf/
tinycc.c 16260 int mod, reg1, reg2, sib_reg1; local
    [all...]
  /external/chromium_org/third_party/sqlite/amalgamation/
sqlite3.c 77704 int reg1, reg2, reg3; local
    [all...]
  /external/sqlite/dist/orig/
sqlite3.c 87039 int reg1, reg2, reg3; local
    [all...]
  /external/sqlite/dist/
sqlite3.c 87059 int reg1, reg2, reg3; local
    [all...]
  /external/owasp/sanitizer/tools/findbugs/lib/
findbugs.jar 
  /prebuilts/tools/common/m2/repository/com/google/code/findbugs/findbugs/2.0.1/
findbugs-2.0.1.jar 
  /prebuilts/tools/common/m2/repository/com/cenqua/clover/clover/3.1.12/
clover-3.1.12.jar 

Completed in 1066 milliseconds