HomeSort by relevance Sort by last modified time
    Searched refs:D5 (Results 1 - 25 of 104) sorted by null

1 2 3 4 5

  /frameworks/av/media/libstagefright/codecs/amrwbenc/src/asm/ARMV7/
residu_asm_neon.s 44 VLD1.S16 D5, [r8]! @get x[i], x[i+1], x[i+2], x[i+3]
45 VQDMULL.S16 Q10, D5, D0[0] @finish the first L_mult
48 VLD1.S16 D5, [r8]!
49 VQDMLAL.S16 Q10, D5, D0[1]
52 VLD1.S16 D5, [r8]!
53 VQDMLAL.S16 Q10, D5, D0[2]
56 VLD1.S16 D5, [r8]!
57 VQDMLAL.S16 Q10, D5, D0[3]
60 VLD1.S16 D5, [r8]!
61 VQDMLAL.S16 Q10, D5, D1[0
    [all...]
syn_filt_neon.s 62 VLD1.S16 {D4, D5, D6, D7}, [r10]! @ first 16 temp_p
72 VMLAL.S16 Q5, D2, D5
75 VEXT.8 D4, D4, D5, #2
76 VEXT.8 D5, D5, D6, #2
Filt_6k_7k_neon.s 44 VLD1.S16 {D4, D5, D6, D7}, [r0]!
47 VST1.S16 {D4, D5, D6}, [r1]!
113 VMLAL.S16 Q10,D13,D5[0]
115 VMLAL.S16 Q12,D14,D5[0]
135 VMLAL.S16 Q10,D13,D5[1]
137 VMLAL.S16 Q12,D14,D5[1]
157 VMLAL.S16 Q10,D13,D5[2]
159 VMLAL.S16 Q12,D14,D5[2]
179 VMLAL.S16 Q10,D13,D5[3]
181 VMLAL.S16 Q12,D14,D5[3
    [all...]
Syn_filt_32_neon.s 56 VLD1.S16 {D4, D5, D6, D7}, [r10]! @ sig_hi[-16] ~ sig_hi[-1]
83 VMLAL.S16 Q11, D5, D2
88 VEXT.8 D4, D4, D5, #2
92 VEXT.8 D5, D5, D6, #2
Norm_Corr_neon.s 83 VMLAL.S16 Q10, D5, D5
130 VMLAL.S16 Q10, D5, D5
131 VMLAL.S16 Q11, D5, D13
151 VMLAL.S16 Q10, D5, D5
152 VMLAL.S16 Q11, D5, D13
Dot_p_neon.s 53 VMLAL.S16 Q15, D21, D5
70 VMLAL.S16 Q15, D5, D1
85 VMLAL.S16 Q15, D5, D5
  /art/compiler/utils/mips/
constants_mips.h 37 D5 = 5,
  /external/clang/test/Sema/
warn-duplicate-enum.c 26 D5 = 2 // expected-note {{element D5 also has value 2}}
  /external/clang/test/CXX/special/class.copy/
p23-cxx11.cpp 115 struct D5 {
134 template struct CopyAssign<D5>; // expected-note {{here}}
  /external/llvm/test/MC/MachO/
x86_32-symbols.s 20 D5:
741 // CHECK: ('_string', 'D5')
x86_64-symbols.s 20 D5:
706 // CHECK: ('_string', 'D5')
  /external/llvm/unittests/Support/
AlignOfTest.cpp 65 struct D5 : S3 { char c; };
68 struct D8 : S1, D4, D5 { double x[2]; };
121 [AlignOf<D5>::Alignment > 0]
162 EXPECT_LE(alignOf<S1>(), alignOf<D5>());
240 EXPECT_EQ(alignOf<D5>(), alignOf<AlignedCharArrayUnion<D5> >());
295 EXPECT_EQ(sizeof(D5), sizeof(AlignedCharArrayUnion<D5>));
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src/
armVCM4P10_TransformResidual4x4_s.s 80 de0 DN D5.S16
92 dg0 DN D5.S16
omxVCM4P10_DequantTransformResidualFromPairAndAdd_s.s 137 dShift DN D5.U16
159 de0 DN D5.S16
171 dg0 DN D5.S16
194 dPredValRow23 DN D5.U8
omxVCM4P10_TransformDequantLumaDCFromPair_s.s 86 dRowSum2 DN D5.S16
100 dColSum2 DN D5.S16
112 dScale DN D5.S16
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p2/src/
armVCM4P2_Clip8_s.s 54 dx21 DN D5.S16
  /external/chromium_org/third_party/openmax_dl/dl/sp/src/arm/neon/
armSP_FFTInv_CCSToR_F32_preTwiddleRadix2_unsafe_s.S 98 #define dW0i D5.F32
110 #define dY0i D5.F32
115 #define dY3 D5.F32
armSP_FFTInv_CCSToR_S32_preTwiddleRadix2_unsafe_s.S 105 #define dW0i D5.S32
117 #define dY0i D5.S32
122 #define dY3 D5.S32
omxSP_FFTInv_CCSToR_F32_Sfs_s.S 107 #define dW0i D5.F32
119 #define dY0i D5.F32
125 #define dY3 D5.F32
omxSP_FFTInv_CCSToR_S32_Sfs_s.S 124 #define dW0i D5.S32
136 #define dY0i D5.S32
142 #define dY3 D5.S32
armSP_FFT_CToC_FC32_Radix2_unsafe_s.S 76 #define dX3 D5.F32
  /external/libhevc/common/arm/
ihevc_sao_band_offset_chroma.s 124 VADD.I8 D5,D1,D31 @band_table_u.val[0] = vadd_u8(band_table_u.val[0], sao_band_pos_u)
142 VADD.I8 D1,D5,D29 @band_table_u.val[0] = vadd_u8(band_table_u.val[0], vdup_n_u8(pi1_sao_offset_u[1]))
286 VLD2.8 {D5,D6},[r4] @vld1q_u8(pu1_src_cpy)
290 VSUB.I8 D7,D5,D31 @vsub_u8(au1_cur_row_deint.val[0], band_pos_u)
298 VTBX.8 D5,{D1-D4},D7 @vtbx4_u8(au1_cur_row_deint.val[0], band_table_u, vsub_u8(au1_cur_row_deint.val[0], band_pos_u))
310 VST2.8 {D5,D6},[r4] @vst1q_u8(pu1_src_cpy, au1_cur_row)
339 VLD2.8 {D5,D6},[r4] @vld1q_u8(pu1_src_cpy)
344 VSUB.I8 D7,D5,D31 @vsub_u8(au1_cur_row_deint.val[0], band_pos_u)
349 VTBX.8 D5,{D1-D4},D7 @vtbx4_u8(au1_cur_row_deint.val[0], band_table_u, vsub_u8(au1_cur_row_deint.val[0], band_pos_u))
362 VZIP.8 D5,D
    [all...]
  /art/runtime/arch/arm64/
registers_arm64.h 120 D5 = 5,
  /external/libhevc/decoder/arm/
ihevcd_fmt_conv_420sp_to_rgba8888.s 193 VMULL.S16 Q5,D5,D0[3] @//(U-128)*C4 FOR B
200 VMULL.S16 Q7,D5,D0[1] @//(U-128)*C2 FOR G
324 VMULL.S16 Q5,D5,D0[3] @//(U-128)*C4 FOR B
331 VMULL.S16 Q7,D5,D0[1] @//(U-128)*C2 FOR G
  /frameworks/av/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/comm/src/
omxVCCOMM_Copy16x16_s.s 41 X5 DN D5.S8

Completed in 780 milliseconds

1 2 3 4 5