/external/llvm/lib/Target/X86/ |
X86InstrBuilder.h | 39 RegBase, 55 : BaseType(RegBase), Scale(1), IndexReg(0), Disp(0), GV(nullptr), 64 if (BaseType == X86AddressMode::RegBase) 127 if (AM.BaseType == X86AddressMode::RegBase)
|
X86ISelDAGToDAG.cpp | 52 RegBase, 73 : BaseType(RegBase), Base_FrameIndex(0), Scale(1), IndexReg(), Disp(0), 91 if (BaseType != RegBase) return false; 99 BaseType = RegBase; 743 AM.BaseType == X86ISelAddressMode::RegBase && 755 AM.BaseType == X86ISelAddressMode::RegBase && [all...] |
X86FastISel.cpp | [all...] |
X86ISelLowering.cpp | [all...] |
/external/llvm/lib/Target/MSP430/ |
MSP430ISelDAGToDAG.cpp | 39 RegBase, 57 : BaseType(RegBase), Disp(0), GV(nullptr), CP(nullptr), 67 if (BaseType == RegBase && Base.Reg.getNode() != nullptr) { 174 if (AM.BaseType != MSP430ISelAddressMode::RegBase || AM.Base.Reg.getNode()) { 180 AM.BaseType = MSP430ISelAddressMode::RegBase; 202 if (AM.BaseType == MSP430ISelAddressMode::RegBase 257 if (AM.BaseType == MSP430ISelAddressMode::RegBase) {
|
/external/llvm/lib/Target/Mips/ |
MipsFastISel.cpp | 23 enum { RegBase, FrameIndexBase } BaseType; 33 Address() : BaseType(RegBase), Offset(0) { Base.Reg = 0; }
|
/external/llvm/lib/Target/AArch64/ |
AArch64FastISel.cpp | 47 RegBase, 60 Address() : Kind(RegBase), Offset(0) { Base.Reg = 0; } 63 bool isRegBase() const { return Kind == RegBase; } 476 Addr.setKind(Address::RegBase); [all...] |
/external/llvm/lib/Target/PowerPC/ |
PPCFastISel.cpp | 66 RegBase, 79 : BaseType(RegBase), Offset(0) { 411 Addr.BaseType = Address::RegBase; 491 // into a RegBase. 608 // into a RegBase. [all...] |
/external/llvm/lib/Target/ARM/ |
ARMFastISel.cpp | 59 RegBase, 72 : BaseType(RegBase), Offset(0) { [all...] |
/external/clang/lib/CodeGen/ |
TargetInfo.cpp | [all...] |