| /external/llvm/include/llvm/CodeGen/ |
| TargetSchedule.h | 35 MCSchedModel SchedModel;
67 const MCSchedModel *getMCSchedModel() const { return &SchedModel; }
82 unsigned getProcessorID() const { return SchedModel.getProcessorID(); }
85 unsigned getIssueWidth() const { return SchedModel.IssueWidth; }
93 return SchedModel.getNumProcResourceKinds();
98 return SchedModel.getProcResource(PIdx);
105 return SchedModel.getProcResource(PIdx)->Name;
140 unsigned getMicroOpBufferSize() const { return SchedModel.MicroOpBufferSize; }
145 return SchedModel.getProcResource(PIdx)->BufferSize;
|
| ScheduleDAGInstrs.h | 86 TargetSchedModel SchedModel;
171 const TargetSchedModel *getSchedModel() const { return &SchedModel; }
175 if (!SU->SchedClass && SchedModel.hasInstrSchedModel())
176 SU->SchedClass = SchedModel.resolveSchedClass(SU->getInstr());
|
| MachineScheduler.h | 548 void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel);
564 const TargetSchedModel *SchedModel;
634 DAG(nullptr), SchedModel(nullptr), Rem(nullptr), Available(ID, Name+".A"),
683 return RetiredMOps * SchedModel->getMicroOpFactor();
691 return std::max(CurrCycle * SchedModel->getLatencyFactor(),
822 const TargetSchedModel *SchedModel);
827 const TargetSchedModel *SchedModel;
833 Context(C), SchedModel(nullptr), TRI(nullptr) {}
|
| MachineTraceMetrics.h | 73 TargetSchedModel SchedModel;
111 /// This is an array with SchedModel.getNumProcResourceKinds() entries.
114 /// These numbers have already been scaled by SchedModel.getResourceFactor().
364 // where Kinds = SchedModel.getNumProcResourceKinds().
373 unsigned Factor = SchedModel.getLatencyFactor();
|
| /external/llvm/lib/CodeGen/ |
| TargetSchedule.cpp | 25 static cl::opt<bool> EnableSchedModel("schedmodel", cl::Hidden, cl::init(true),
32 return EnableSchedModel && SchedModel.hasInstrSchedModel();
57 SchedModel = sm;
62 unsigned NumRes = SchedModel.getNumProcResourceKinds();
64 ResourceLCM = SchedModel.IssueWidth;
66 unsigned NumUnits = SchedModel.getProcResource(Idx)->NumUnits;
70 MicroOpFactor = ResourceLCM / SchedModel.IssueWidth;
72 unsigned NumUnits = SchedModel.getProcResource(Idx)->NumUnits;
107 const MCSchedClassDesc *SCDesc = SchedModel.getSchedClassDesc(SchedClass);
118 SCDesc = SchedModel.getSchedClassDesc(SchedClass)
[all...] |
| MachineTraceMetrics.cpp | 61 SchedModel.init(*ST.getSchedModel(), &ST, TII);
64 SchedModel.getNumProcResourceKinds());
97 unsigned PRKinds = SchedModel.getNumProcResourceKinds();
108 if (!SchedModel.hasInstrSchedModel())
110 const MCSchedClassDesc *SC = SchedModel.resolveSchedClass(&MI);
115 PI = SchedModel.getWriteProcResBegin(SC),
116 PE = SchedModel.getWriteProcResEnd(SC); PI != PE; ++PI) {
127 PRCycles[K] * SchedModel.getResourceFactor(K);
136 unsigned PRKinds = SchedModel.getNumProcResourceKinds();
150 unsigned PRKinds = MTM.SchedModel.getNumProcResourceKinds()
[all...] |
| MachineScheduler.cpp | [all...] |
| ScoreboardHazardRecognizer.cpp | 80 // A nonempty itinerary must have a SchedModel.
81 IssueWidth = ItinData->SchedModel->IssueWidth;
|
| ScheduleDAGInstrs.cpp | 67 SchedModel.init(*ST.getSchedModel(), &ST, TII);
283 SchedModel.computeOperandLatency(SU->getInstr(), OperIdx, RegUse,
322 SchedModel.computeOutputLatency(MI, OperIdx, DefSU->getInstr()));
401 SchedModel.computeOutputLatency(MI, OperIdx, DefSU->getInstr()));
446 dep.setLatency(SchedModel.computeOperandLatency(Def, DefOp, MI, OperIdx));
701 SU->Latency = SchedModel.computeInstrLatency(SU->getInstr());
711 if (SchedModel.hasInstrSchedModel()) {
714 PI = SchedModel.getWriteProcResBegin(SC),
715 PE = SchedModel.getWriteProcResEnd(SC); PI != PE; ++PI) {
716 switch (SchedModel.getProcResource(PI->ProcResourceIdx)->BufferSize)
[all...] |
| TargetInstrInfo.cpp | 749 unsigned TargetInstrInfo::defaultDefLatency(const MCSchedModel *SchedModel,
754 return SchedModel->LoadLatency;
756 return SchedModel->HighLatency;
809 return defaultDefLatency(ItinData->SchedModel, DefMI);
852 defaultDefLatency(ItinData->SchedModel, DefMI));
|
| EarlyIfConversion.cpp | 583 const MCSchedModel *SchedModel;
691 unsigned CritLimit = SchedModel->MispredictPenalty/2;
787 SchedModel =
|
| IfConversion.cpp | 159 TargetSchedModel SchedModel;
280 SchedModel.init(*ST.getSchedModel(), &ST, TII);
687 unsigned NumCycles = SchedModel.computeInstrLatency(&*I, false);
[all...] |
| /external/llvm/lib/Target/Hexagon/ |
| HexagonMachineScheduler.h | 47 const TargetSchedModel *SchedModel;
58 SchedModel(SM), TotalPackets(0) {
65 Packet.resize(SchedModel->getIssueWidth());
135 const TargetSchedModel *SchedModel;
156 DAG(nullptr), SchedModel(nullptr), Available(ID, Name+".A"),
169 SchedModel = smodel;
192 const TargetSchedModel *SchedModel;
207 : DAG(nullptr), SchedModel(nullptr), Top(TopQID, "TopQ"),
|
| HexagonMachineScheduler.cpp | 130 if (Packet.size() >= SchedModel->getIssueWidth()) {
200 SchedModel = DAG->getSchedModel();
202 Top.init(DAG, SchedModel);
203 Bot.init(DAG, SchedModel);
276 unsigned uops = SchedModel->getNumMicroOps(SU->getInstr());
277 if (IssueCount + uops > SchedModel->getIssueWidth())
299 unsigned Width = SchedModel->getIssueWidth();
342 IssueCount += SchedModel->getNumMicroOps(SU->getInstr());
|
| /external/llvm/include/llvm/MC/ |
| MCInstrItineraries.h | 113 const MCSchedModel *SchedModel; ///< Basic machine properties.
121 InstrItineraryData() : SchedModel(&MCSchedModel::DefaultSchedModel),
127 : SchedModel(SM), Stages(S), OperandCycles(OS), Forwardings(F),
128 Itineraries(SchedModel->InstrItineraries) {}
|
| /external/llvm/lib/Target/AArch64/ |
| AArch64StorePairSuppress.cpp | 34 TargetSchedModel SchedModel;
84 SchedModel.getMCSchedModel()->getSchedClassDesc(SCIdx);
126 SchedModel.init(*ST.getSchedModel(), &ST, TII);
133 if (!SchedModel.hasInstrSchedModel()) {
|
| AArch64ConditionalCompares.cpp | 726 const MCSchedModel *SchedModel;
848 unsigned DelayLimit = SchedModel->MispredictPenalty * 3 / 4;
896 SchedModel =
|
| /external/llvm/include/llvm/Target/ |
| TargetSubtargetInfo.h | 55 const TargetSchedModel* SchedModel) const {
|
| TargetInstrInfo.h | [all...] |
| /external/llvm/lib/MC/ |
| MCSubtargetInfo.cpp | 102 assert(Found->Value && "Missing processor SchedModel value");
108 const MCSchedModel *SchedModel = getSchedModelForCPU(CPU);
109 return InstrItineraryData(SchedModel, Stages, OperandCycles, ForwardingPaths);
|
| /external/llvm/lib/Target/ARM/ |
| ARMSubtarget.cpp | 263 SchedModel = getSchedModelForCPU(CPUString);
418 return SchedModel->MispredictPenalty;
|
| ARMSubtarget.h | 227 /// SchedModel - Processor specific instruction costs.
228 const MCSchedModel *SchedModel;
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| ResourcePriorityQueue.cpp | 322 if (Packet.size() >= InstrItins->SchedModel->IssueWidth) {
|
