| /external/oprofile/module/x86/ |
| op_model_athlon.c | 20 #define CTR_READ(l, h, msrs, c) do {rdmsr(msrs->counters.addrs[(c)], (l), (h));} while (0)
21 #define CTR_WRITE(l, msrs, c) do {wrmsr(msrs->counters.addrs[(c)], -(u32)(l), 0xffff);} while (0)
24 #define CTRL_READ(l, h, msrs, c) do {rdmsr(msrs->controls.addrs[(c)], (l), (h));} while (0)
25 #define CTRL_WRITE(l, h, msrs, c) do {wrmsr(msrs->controls.addrs[(c)], (l), (h));} while (0)
36 static void athlon_fill_in_addresses(struct op_msrs * const msrs)
38 msrs->counters.addrs[0] = MSR_K7_PERFCTR0
[all...] |
| op_model_ppro.c | 20 #define CTR_READ(l, h, msrs, c) do {rdmsr(msrs->counters.addrs[(c)], (l), (h));} while (0)
21 #define CTR_WRITE(l, msrs, c) do {wrmsr(msrs->counters.addrs[(c)], -(u32)(l), -1);} while (0)
24 #define CTRL_READ(l, h, msrs, c) do {rdmsr((msrs->controls.addrs[(c)]), (l), (h));} while (0)
25 #define CTRL_WRITE(l, h, msrs, c) do {wrmsr((msrs->controls.addrs[(c)]), (l), (h));} while (0)
36 static void ppro_fill_in_addresses(struct op_msrs * const msrs)
38 msrs->counters.addrs[0] = MSR_P6_PERFCTR0
[all...] |
| op_x86_model.h | 36 void (*fill_in_addresses)(struct op_msrs * const msrs);
37 void (*setup_ctrs)(struct op_msrs const * const msrs);
39 struct op_msrs const * const msrs,
41 void (*start)(struct op_msrs const * const msrs);
42 void (*stop)(struct op_msrs const * const msrs);
|
| op_model_p4.c | 404 static void p4_fill_in_addresses(struct op_msrs * const msrs)
414 msrs->counters.addrs[i] =
423 msrs->controls.addrs[i] = addr;
429 msrs->controls.addrs[i] = addr;
437 msrs->controls.addrs[i] = addr;
442 msrs->controls.addrs[i] = addr;
448 msrs->controls.addrs[i] = addr;
453 msrs->controls.addrs[i] = addr;
458 msrs->controls.addrs[i] = addr;
465 msrs->controls.addrs[i++] = MSR_P4_CRU_ESCR5
[all...] |
| op_nmi.c | 49 struct op_msrs const * const msrs = &cpu_msrs[cpu]; local
51 model->check_ctrs(cpu, msrs, regs);
59 struct op_msrs const * const msrs = &cpu_msrs[cpu]; local
60 get_model()->setup_ctrs(msrs);
76 struct op_msrs const * const msrs = &cpu_msrs[cpu]; local
81 get_model()->start(msrs);
88 struct op_msrs const * const msrs = &cpu_msrs[cpu]; local
93 get_model()->stop(msrs);
|
| /external/qemu/target-i386/ |
| hax-all.c | 903 struct vmx_msr *msrs = md.entries; local
907 msrs[n++].entry = MSR_IA32_SYSENTER_CS;
908 msrs[n++].entry = MSR_IA32_SYSENTER_ESP;
909 msrs[n++].entry = MSR_IA32_SYSENTER_EIP;
910 msrs[n++].entry = MSR_IA32_TSC;
912 msrs[n++].entry = MSR_STAR;
913 msrs[n++].entry = MSR_LSTAR;
914 msrs[n++].entry = MSR_CSTAR;
915 msrs[n++].entry = MSR_FMASK;
916 msrs[n++].entry = MSR_KERNELGSBASE
964 struct vmx_msr *msrs; local
[all...] |
| kvm.c | 221 /* Obtain MSR list from KVM. These are the MSRs that we must
454 struct kvm_msr_entry *msrs = msr_data.entries; local
457 kvm_msr_entry_set(&msrs[n++], MSR_IA32_SYSENTER_CS, env->sysenter_cs);
458 kvm_msr_entry_set(&msrs[n++], MSR_IA32_SYSENTER_ESP, env->sysenter_esp);
459 kvm_msr_entry_set(&msrs[n++], MSR_IA32_SYSENTER_EIP, env->sysenter_eip);
461 kvm_msr_entry_set(&msrs[n++], MSR_STAR, env->star);
462 kvm_msr_entry_set(&msrs[n++], MSR_IA32_TSC, env->tsc);
465 kvm_msr_entry_set(&msrs[n++], MSR_CSTAR, env->cstar);
466 kvm_msr_entry_set(&msrs[n++], MSR_KERNELGSBASE, env->kernelgsbase);
467 kvm_msr_entry_set(&msrs[n++], MSR_FMASK, env->fmask)
587 struct kvm_msr_entry *msrs = msr_data.entries; local
[all...] |
| hax-windows.c | 435 int hax_sync_msr(CPUState *cpu, struct hax_msr_data *msrs, int set)
450 msrs, sizeof(*msrs),
451 msrs, sizeof(*msrs),
457 msrs, sizeof(*msrs),
458 msrs, sizeof(*msrs),
|
| hax-i386.h | 68 int hax_sync_msr(CPUState *cpu, struct hax_msr_data *msrs, int set);
|
| hax-darwin.c | 283 int hax_sync_msr(CPUState *cpu, struct hax_msr_data *msrs, int set)
291 ret = ioctl(fd, HAX_VCPU_IOCTL_SET_MSRS, msrs);
293 ret = ioctl(fd, HAX_VCPU_IOCTL_GET_MSRS, msrs);
|
