HomeSort by relevance Sort by last modified time
    Searched refs:srlv (Results 1 - 25 of 42) sorted by null

1 2

  /external/llvm/test/MC/Mips/
micromips-shift-instructions.s 15 # CHECK-EL: srlv $2, $3, $5 # encoding: [0x65,0x00,0x50,0x10]
26 # CHECK-EB: srlv $2, $3, $5 # encoding: [0x00,0x65,0x10,0x50]
34 srlv $2, $3, $5
mips-alu-instructions.s 31 # CHECK: srlv $2, $3, $5 # encoding: [0x06,0x10,0xa3,0x00]
62 srlv $2, $3, $5
mips64-alu-instructions.s 29 # CHECK: srlv $2, $3, $5 # encoding: [0x06,0x10,0xa3,0x00]
57 srlv $2, $3, $5
  /development/ndk/platforms/android-9/arch-mips/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/8/platforms/android-14/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/8/platforms/android-9/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-12/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-13/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-14/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-15/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-16/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-17/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-18/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-19/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /prebuilts/ndk/9/platforms/android-9/arch-mips/usr/include/asm/
asm.h 120 #define INT_SRLV srlv
160 #define LONG_SRLV srlv
212 #define PTR_SRLV srlv
  /external/llvm/test/MC/Mips/mips1/
valid.s 96 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
97 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
  /external/chromium_org/v8/test/cctest/
test-disasm-mips.cc 328 COMPARE(srlv(a0, a1, a2),
329 "00c52006 srlv a0, a1, a2");
330 COMPARE(srlv(s0, s1, s2),
331 "02518006 srlv s0, s1, s2");
332 COMPARE(srlv(t2, t3, t4),
333 "018b5006 srlv t2, t3, t4");
334 COMPARE(srlv(v0, v1, fp),
335 "03c31006 srlv v0, v1, fp");
test-disasm-mips64.cc 441 COMPARE(srlv(a0, a1, a2),
442 "00c52006 srlv a0, a1, a2");
443 COMPARE(srlv(s0, s1, s2),
444 "02518006 srlv s0, s1, s2");
445 COMPARE(srlv(a6, a7, t0),
446 "018b5006 srlv a6, a7, t0");
447 COMPARE(srlv(v0, v1, fp),
448 "03c31006 srlv v0, v1, fp");
  /external/llvm/test/MC/Mips/mips2/
valid.s 112 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
113 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
  /external/llvm/test/MC/Mips/mips32/
valid.s 140 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
141 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
  /external/llvm/test/MC/Mips/mips32r2/
valid.s 168 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
169 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
  /external/llvm/test/MC/Mips/mips3/
valid.s 170 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
171 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
  /external/llvm/test/MC/Mips/mips4/
valid.s 188 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
189 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
  /external/llvm/test/MC/Mips/mips5/
valid.s 189 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
190 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
  /external/llvm/test/MC/Mips/mips64/
valid.s 205 srl $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]
206 srlv $25,$s4,$a0 # CHECK: srlv $25, $20, $4 # encoding: [0x00,0x94,0xc8,0x06]

Completed in 445 milliseconds

1 2