/external/fio/arch/ |
arch-s390.h | 34 __asm__ __volatile__("stckf %0" : "=Q" (clk) : : "cc"); 36 __asm__ __volatile__("stck %0" : "=Q" (clk) : : "cc");
|
arch-sh.h | 23 #define nop __asm__ __volatile__ ("nop": : :"memory") 28 __asm__ __volatile__ ("synco": : :"memory"); \ 30 __asm__ __volatile__ (" " : : : "memory"); \
|
/external/chromium_org/v8/test/cctest/ |
test-platform.cc | 16 __asm__ __volatile__("mov %%rsp, %0" : "=g"(sp_addr)); 18 __asm__ __volatile__("mov %%esp, %0" : "=g"(sp_addr)); 20 __asm__ __volatile__("str %%sp, %0" : "=g"(sp_addr)); 22 __asm__ __volatile__("mov x16, sp; str x16, %0" : "=g"(sp_addr)); 24 __asm__ __volatile__("sw $sp, %0" : "=g"(sp_addr)); 26 __asm__ __volatile__("sd $sp, %0" : "=g"(sp_addr));
|
/hardware/intel/common/libwsbm/src/ |
wsbm_atomic.h | 24 __asm__ __volatile__("lock; incl %0; sete %1":"+m"(v->count), "=qm"(c) 35 __asm__ __volatile__("lock; addl %2,%0; sets %1":"+m"(v->count), "=qm"(c) 46 __asm__ __volatile__("lock; decl %0; sete %1":"+m"(v->count), "=qm"(c) 55 __asm__ __volatile__("lock; incl %0":"+m"(v->count)); 61 __asm__ __volatile__("lock; decl %0":"+m"(v->count)); 69 __asm__ __volatile__("lock; cmpxchgl %k1,%2":"=a"(previous)
|
/external/valgrind/main/none/tests/mips64/ |
macro_fpu.h | 57 __asm__ __volatile__( \ 66 __asm__ __volatile__( \ 75 __asm__ __volatile__( \ 84 __asm__ __volatile__( \ 93 __asm__ __volatile__( \ 104 __asm__ __volatile__( \ 115 __asm__ __volatile__( \ 126 __asm__ __volatile__( \ 137 __asm__ __volatile__( \ 148 __asm__ __volatile__( \ [all...] |
/external/chromium_org/base/ |
atomicops_internals_x86_gcc.h | 24 #define ATOMICOPS_COMPILER_BARRIER() __asm__ __volatile__("" : : : "memory") 35 __asm__ __volatile__("lock; cmpxchgl %1,%2" 44 __asm__ __volatile__("xchgl %1,%0" // The lock prefix is implicit for xchg. 54 __asm__ __volatile__("lock; xaddl %0,%1" 64 __asm__ __volatile__("lock; xaddl %0,%1" 69 __asm__ __volatile__("lfence" : : : "memory"); 79 __asm__ __volatile__("lfence" : : : "memory"); 95 __asm__ __volatile__("mfence" : : : "memory"); 133 __asm__ __volatile__("lock; cmpxchgq %1,%2" 142 __asm__ __volatile__("xchgq %1,%0" // The lock prefix is implicit for xchg [all...] |
/external/valgrind/main/none/tests/ppc32/ |
test_dfp1.c | 45 __asm__ __volatile__ ("mtcr %0" : : "b"(_arg) : ALLCR ); 48 __asm__ __volatile__ ("mtxer %0" : : "b"(_arg) : "xer" ); 51 __asm__ __volatile__ ("mfcr %0" : "=b"(_lval) ) 54 __asm__ __volatile__ ("mfxer %0" : "=b"(_lval) ) 70 __asm__ __volatile__ ("mtfsf 0xFF, %0" : : "f"(_d) ); \ 74 __asm__ __volatile__ ("mffs %0" : "=f"(_arg) ) 77 __asm__ __volatile__ ("mtfsf 1, %0, 0, 1" : : "f"(f14) ) 85 __asm__ __volatile__ ("dadd. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); 87 __asm__ __volatile__ ("dadd %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)); 93 __asm__ __volatile__ ("dsub. %0, %1, %2" : "=f" (f18) : "f" (f14),"f" (f16)) [all...] |
/external/chromium_org/third_party/libvpx/source/libvpx/third_party/libyuv/source/ |
row_mips.cc | 24 __asm__ __volatile__ ( 385 __asm__ __volatile__ ( 452 __asm__ __volatile__ ( 534 __asm__ __volatile__ ( 588 __asm__ __volatile__ ( [all...] |
rotate_mips.cc | 27 __asm__ __volatile__ ( 112 __asm__ __volatile__ ( 316 __asm__ __volatile__ (
|
/external/chromium_org/third_party/libyuv/source/ |
row_mips.cc | 24 __asm__ __volatile__ ( 385 __asm__ __volatile__ ( 452 __asm__ __volatile__ ( 534 __asm__ __volatile__ ( 588 __asm__ __volatile__ ( [all...] |
rotate_mips.cc | 27 __asm__ __volatile__ ( 112 __asm__ __volatile__ ( 316 __asm__ __volatile__ (
|
/external/chromium_org/third_party/tcmalloc/chromium/src/base/ |
atomicops-internals-x86.h | 62 #define ATOMICOPS_COMPILER_BARRIER() __asm__ __volatile__("" : : : "memory") 76 __asm__ __volatile__("lock; cmpxchgl %1,%2" 85 __asm__ __volatile__("xchgl %1,%0" // The lock prefix is implicit for xchg. 95 __asm__ __volatile__("lock; xaddl %0,%1" 105 __asm__ __volatile__("lock; xaddl %0,%1" 110 __asm__ __volatile__("lfence" : : : "memory"); 120 __asm__ __volatile__("lfence" : : : "memory"); 140 __asm__ __volatile__("mfence" : : : "memory"); 152 __asm__ __volatile__("mfence" : : : "memory"); 162 __asm__ __volatile__("mfence" : : : "memory") [all...] |
/external/chromium_org/third_party/tcmalloc/vendor/src/base/ |
atomicops-internals-x86.h | 62 #define ATOMICOPS_COMPILER_BARRIER() __asm__ __volatile__("" : : : "memory") 76 __asm__ __volatile__("lock; cmpxchgl %1,%2" 85 __asm__ __volatile__("xchgl %1,%0" // The lock prefix is implicit for xchg. 95 __asm__ __volatile__("lock; xaddl %0,%1" 105 __asm__ __volatile__("lock; xaddl %0,%1" 110 __asm__ __volatile__("lfence" : : : "memory"); 120 __asm__ __volatile__("lfence" : : : "memory"); 140 __asm__ __volatile__("mfence" : : : "memory"); 152 __asm__ __volatile__("mfence" : : : "memory"); 162 __asm__ __volatile__("mfence" : : : "memory") [all...] |
/external/valgrind/main/VEX/test/ |
fsave.c | 7 asm __volatile__("fninit"); 8 asm __volatile__("fldpi"); 9 asm __volatile__("fld1"); 10 asm __volatile__("fldln2"); 11 asm __volatile__("fsave (%0)" : : "r" (p) : "memory" );
|
/external/valgrind/main/none/tests/amd64/ |
redundantRexW.c | 152 __asm__ __volatile__( 177 __asm__ __volatile__( 194 __asm__ __volatile__( 211 __asm__ __volatile__( 228 __asm__ __volatile__( 245 __asm__ __volatile__( 262 __asm__ __volatile__( 279 __asm__ __volatile__( 296 __asm__ __volatile__( 313 __asm__ __volatile__( [all...] |
/external/chromium_org/third_party/libvpx/source/libvpx/vp9/common/mips/dspr2/ |
vp9_loopfilter_macros_dspr2.h | 26 __asm__ __volatile__ ( \ 38 __asm__ __volatile__ ( \ 49 __asm__ __volatile__ ( \ 60 __asm__ __volatile__ ( \ 71 __asm__ __volatile__ ( \ 83 __asm__ __volatile__ ( \ 94 __asm__ __volatile__ ( \ 108 __asm__ __volatile__ ( \ 122 __asm__ __volatile__ ( \ 135 __asm__ __volatile__ ( \ [all...] |
/external/libvpx/libvpx/vp9/common/mips/dspr2/ |
vp9_loopfilter_macros_dspr2.h | 26 __asm__ __volatile__ ( \ 38 __asm__ __volatile__ ( \ 49 __asm__ __volatile__ ( \ 60 __asm__ __volatile__ ( \ 71 __asm__ __volatile__ ( \ 83 __asm__ __volatile__ ( \ 94 __asm__ __volatile__ ( \ 108 __asm__ __volatile__ ( \ 122 __asm__ __volatile__ ( \ 135 __asm__ __volatile__ ( \ [all...] |
/hardware/intel/common/omx-components/videocodec/libvpx_internal/libvpx/vp9/common/mips/dspr2/ |
vp9_loopfilter_macros_dspr2.h | 26 __asm__ __volatile__ ( \ 38 __asm__ __volatile__ ( \ 49 __asm__ __volatile__ ( \ 60 __asm__ __volatile__ ( \ 71 __asm__ __volatile__ ( \ 83 __asm__ __volatile__ ( \ 94 __asm__ __volatile__ ( \ 108 __asm__ __volatile__ ( \ 122 __asm__ __volatile__ ( \ 135 __asm__ __volatile__ ( \ [all...] |
/development/ndk/platforms/android-9/arch-x86/include/asm/ |
tlbflush_32.h | 27 #define __native_flush_tlb() do { unsigned int tmpreg; __asm__ __volatile__( "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" : "=r" (tmpreg) :: "memory"); } while (0) 29 #define __native_flush_tlb_global() do { unsigned int tmpreg, cr4, cr4_orig; __asm__ __volatile__( "movl %%cr4, %2; # turn off PGE \n" "movl %2, %1; \n" "andl %3, %1; \n" "movl %1, %%cr4; \n" "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" "movl %2, %%cr4; # turn PGE back on \n" : "=&r" (tmpreg), "=&r" (cr4), "=&r" (cr4_orig) : "i" (~X86_CR4_PGE) : "memory"); } while (0) 30 #define __native_flush_tlb_single(addr) __asm__ __volatile__("invlpg (%0)" ::"r" (addr) : "memory")
|
/external/chromium_org/third_party/sqlite/src/src/ |
hwtime.h | 32 __asm__ __volatile__ ("rdtsc" : "=a" (lo), "=d" (hi)); 51 __asm__ __volatile__ ("rdtsc" : "=A" (val)); 60 __asm__ __volatile__ ("\n\
|
/external/valgrind/main/none/tests/x86/ |
bt_literal.c | 15 __asm__ __volatile__ ( 58 __asm__ __volatile__ ( 100 __asm__ __volatile__ (
|
/ndk/tests/device/issue42891-boost-1_52/jni/boost/boost/smart_ptr/detail/ |
sp_counted_base_gcc_mips.hpp | 37 __asm__ __volatile__ 58 __asm__ __volatile__ 84 __asm__ __volatile__
|
/prebuilts/ndk/4/platforms/android-5/arch-x86/usr/include/asm/ |
tlbflush_32.h | 22 #define __native_flush_tlb() do { unsigned int tmpreg; __asm__ __volatile__( "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" : "=r" (tmpreg) :: "memory"); } while (0) 24 #define __native_flush_tlb_global() do { unsigned int tmpreg, cr4, cr4_orig; __asm__ __volatile__( "movl %%cr4, %2; # turn off PGE \n" "movl %2, %1; \n" "andl %3, %1; \n" "movl %1, %%cr4; \n" "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" "movl %2, %%cr4; # turn PGE back on \n" : "=&r" (tmpreg), "=&r" (cr4), "=&r" (cr4_orig) : "i" (~X86_CR4_PGE) : "memory"); } while (0) 26 #define __native_flush_tlb_single(addr) __asm__ __volatile__("invlpg (%0)" ::"r" (addr) : "memory")
|
/prebuilts/ndk/4/platforms/android-8/arch-x86/usr/include/asm/ |
tlbflush_32.h | 22 #define __native_flush_tlb() do { unsigned int tmpreg; __asm__ __volatile__( "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" : "=r" (tmpreg) :: "memory"); } while (0) 24 #define __native_flush_tlb_global() do { unsigned int tmpreg, cr4, cr4_orig; __asm__ __volatile__( "movl %%cr4, %2; # turn off PGE \n" "movl %2, %1; \n" "andl %3, %1; \n" "movl %1, %%cr4; \n" "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" "movl %2, %%cr4; # turn PGE back on \n" : "=&r" (tmpreg), "=&r" (cr4), "=&r" (cr4_orig) : "i" (~X86_CR4_PGE) : "memory"); } while (0) 26 #define __native_flush_tlb_single(addr) __asm__ __volatile__("invlpg (%0)" ::"r" (addr) : "memory")
|
/prebuilts/ndk/6/platforms/android-9/arch-x86/usr/include/asm/ |
tlbflush_32.h | 22 #define __native_flush_tlb() do { unsigned int tmpreg; __asm__ __volatile__( "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" : "=r" (tmpreg) :: "memory"); } while (0) 24 #define __native_flush_tlb_global() do { unsigned int tmpreg, cr4, cr4_orig; __asm__ __volatile__( "movl %%cr4, %2; # turn off PGE \n" "movl %2, %1; \n" "andl %3, %1; \n" "movl %1, %%cr4; \n" "movl %%cr3, %0; \n" "movl %0, %%cr3; # flush TLB \n" "movl %2, %%cr4; # turn PGE back on \n" : "=&r" (tmpreg), "=&r" (cr4), "=&r" (cr4_orig) : "i" (~X86_CR4_PGE) : "memory"); } while (0) 26 #define __native_flush_tlb_single(addr) __asm__ __volatile__("invlpg (%0)" ::"r" (addr) : "memory")
|