| /external/chromium_org/v8/src/compiler/ |
| graph-reducer-unittest.cc | 84 EXPECT_FALSE(node0->IsDead());
85 EXPECT_TRUE(node1->IsDead());
86 EXPECT_FALSE(node2->IsDead());
|
| value-numbering-reducer.cc | 62 if (entry->node()->IsDead()) continue;
|
| node.h | 57 bool IsDead() const { return InputCount() > 0 && InputAt(0) == NULL; }
|
| /external/llvm/lib/CodeGen/ |
| MachineInstrBundle.cpp | 162 if (MO.isDead()) {
168 if (!MO.isDead())
173 if (!MO.isDead()) {
190 bool isDead = DeadDefSet.count(Reg) || KilledDefSet.count(Reg);
191 MIB.addReg(Reg, getDefRegState(true) | getDeadRegState(isDead) |
319 if (!MO.isDead())
|
| DeadMachineInstructionElim.cpp | 45 bool isDead(const MachineInstr *MI) const;
54 bool DeadMachineInstructionElim::isDead(const MachineInstr *MI) const {
122 if (isDead(MI)) {
|
| MachineInstr.cpp | 129 bool isKill, bool isDead, bool isUndef,
149 IsDead = isDead;
274 if (isDef() || isKill() || isDead() || isImplicit() || isUndef() ||
300 if (isDead()) {
835 if (Check == CheckKillDead && MO.isDead() != OMO.isDead())
[all...] |
| TailDuplication.cpp | 102 void UpdateSuccessorsPHIs(MachineBasicBlock *FromBB, bool isDead,
231 bool isDead = MBB->pred_empty() && !MBB->hasAddressTaken();
233 UpdateSuccessorsPHIs(MBB, isDead, TDBBs, Succs);
236 if (isDead) {
462 TailDuplicatePass::UpdateSuccessorsPHIs(MachineBasicBlock *FromBB, bool isDead,
485 if (isDead) {
[all...] |
| LivePhysRegs.cpp | 74 if (!O->isDead())
|
| PHIElimination.cpp | 233 bool isDead = MPhi->getOperand(0).isDead();
301 if (isDead) {
329 if (DestLI.endIndex().isDead()) {
|
| MachineCSE.cpp | 249 if (!MO.isDead() && !isPhysDefTriviallyDead(Reg, I, MBB->end()))
534 if (MO.isImplicit() && !MO.isDead() && CSMI->getOperand(i).isDead())
|
| RegAllocFast.cpp | 642 } else if (MO.isDead()) {
653 } else if (MO.isDead()) {
669 bool Dead = MO.isDead();
[all...] |
| /art/compiler/optimizing/ |
| ssa_phi_elimination.cc | 49 if (input->IsPhi() && input->AsPhi()->IsDead()) {
64 if (current->AsPhi()->IsDead()) {
|
| /external/llvm/include/llvm/CodeGen/ |
| MachineOperand.h | 81 /// IsDef/IsImp/IsKill/IsDead flags - These are only valid for MO_Register
96 /// IsDead - True if this register is never used by a subsequent instruction.
98 bool IsDead : 1;
289 bool isDead() const {
291 return IsDead;
380 IsDead = Val;
532 /// operand. Note: This method ignores isKill and isDead properties.
551 bool isKill = false, bool isDead = false,
577 bool isKill = false, bool isDead = false,
583 assert(!(isDead && !isDef) && "Dead flag on non-def")
[all...] |
| /external/chromium_org/third_party/skia/third_party/lua/src/ |
| lfunc.c | 57 if (isdead(g, o)) /* is it dead? */
96 if (isdead(g, o))
|
| lgc.h | 112 #define isdead(g,v) isdeadm(otherwhite(g), (v)->gch.marked) macro
|
| lstring.c | 144 if (isdead(G(L), o)) /* string is dead (but was not collected yet)? */
|
| /external/llvm/test/CodeGen/X86/ |
| fold-call-oper.ll | 3 ; PR18396: Assertion: MO->isDead "Cannot fold physreg def".
|
| /packages/inputmethods/LatinIME/java/src/com/android/inputmethod/event/ |
| DeadKeyCombiner.java | 40 if (event.isDead()) {
|
| /external/llvm/lib/Target/Hexagon/ |
| HexagonPeephole.cpp | 235 false /*isDead*/,
332 Src.isKill(), Src.isDead(), Src.isUndef(),
|
| /external/llvm/lib/Target/AArch64/ |
| AArch64DeadRegisterDefinitionsPass.cpp | 80 if (MO.isReg() && MO.isDead() && MO.isDef()) {
|
| AArch64ExpandPseudoInsts.cpp | 106 const bool DstIsDead = MI.getOperand(0).isDead();
171 const bool DstIsDead = MI.getOperand(0).isDead();
354 const bool DstIsDead = MI.getOperand(0).isDead();
523 bool DstIsDead = MI.getOperand(0).isDead();
|
| /external/llvm/lib/Target/ARM/ |
| A15SDOptimizer.cpp | 214 bool IsDead = true;
221 IsDead = false;
231 IsDead = false;
237 if (!IsDead) continue;
|
| ARMBaseInstrInfo.h | 338 bool isDead = false) {
339 return MIB.addReg(ARM::CPSR, getDefRegState(true) | getDeadRegState(isDead));
|
| ARMExpandPseudoInsts.cpp | 393 bool DstIsDead = MI.getOperand(OpIdx).isDead();
527 DstIsDead = MI.getOperand(OpIdx).isDead();
[all...] |
| /art/compiler/dex/quick/ |
| ralloc_util.cc | 180 if (info->IsTemp() && !info->IsDead()) {
361 if (info->IsTemp() && !info->InUse() && info->IsDead()) {
968 DCHECK(!info->Master()->IsDead());
970 // TODO: Add checks in !info->IsDead() case to ensure every live bit is owned by exactly 1 reg.
978 DCHECK(!p->IsDead());
981 } else if (!info->IsDead()) {
[all...] |
